



## D3.3 Evaluation report

<b>Project number:</b>	238811
<b>Project acronym:</b>	<b>UNIQUE</b>
<b>Project title:</b>	Foundations for Forgery-Resistant Security Hardware
<b>Start date of the project:</b>	01.09.2009
<b>Duration:</b>	33 months

<b>Deliverable type:</b>	Report
<b>Deliverable reference number:</b>	238811/ D3.3 / 2.0
<b>Deliverable title:</b>	Evaluation report
<b>WP contributing to the deliverable:</b>	WP3
<b>Due date:</b>	2012-05-31 (M33)
<b>Actual submission date:</b>	2012-06-22 (M34)

<b>Responsible organisation:</b>	Thales Communications & Security (TCS)
<b>Authors:</b>	TCS (Jérôme Quévremont, Jean-Christophe Courrège, Jérôme Di Battista, Rémy Chau) IID (Vincent van der Leest, Peter Simons) INTEL (Patrick Koeberl) TUD (Christian Wachsmann, Ünal Kocabas) KUL (Roel Maes) SIRRIX (Timm Korte, Wolfgang Meyer zu Bergsten)
<b>Abstract:</b>	This document describes the security functions evaluations of the FPGA and ASIC applications in respect to behavioural validations, side channel and fault attacks.
<b>Keywords:</b>	PUF, tests, security evaluation, attacks

<b>Dissemination level:</b>	Public
<b>Revision:</b>	2.0
<b>Instrument:</b>	STREP
<b>Thematic Priority:</b>	ICT

## Table of Contents

1	Introduction .....	7
1.1	Scope of document .....	7
1.2	Document overview .....	7
2	Test environment .....	8
2.1	Test environment for PUF characterization .....	8
2.1.1	ASIC board .....	8
2.1.2	FPGA board .....	9
2.1.3	Additional components .....	9
2.2	Test environment for security evaluation .....	10
2.2.1	ASIC board .....	10
2.2.2	FPGA board .....	10
2.2.3	Side Channel Analysis .....	11
2.2.4	Hamamatsu TriPHEMOS .....	11
2.2.5	Fault injection / perturbation .....	11
2.2.6	Additional components .....	12
3	Low-level functional tests .....	13
3.1	Low-level functional test description .....	13
3.1.1	Serial Peripheral Interface .....	13
3.1.2	Active Core .....	13
3.1.3	SRAM PUF .....	14
3.1.4	Latch PUF .....	15
3.1.5	DFF PUF .....	16
3.1.6	Buskeeper PUF .....	17
3.1.7	Ring Oscillator PUF .....	17
3.1.8	Arbiter PUF .....	18
3.2	Low-level functional test results .....	18
3.3	PUF self-test prototype .....	19
4	PUF characterization .....	21
4.1	Reliability test description .....	21
4.2	PUFs aging evaluation .....	22
4.3	PUFs robustness evaluation .....	24
4.3.1	Strategy .....	24
4.3.2	Results .....	25
4.4	PUFs unpredictability evaluation .....	27
4.4.1	Strategy .....	28
4.4.2	Entropy estimation .....	30
4.4.3	Results .....	31
4.5	Buskeeper PUF robustness and unpredictability .....	37
4.5.1	Robustness evaluation .....	37

4.5.2	Unpredictability evaluation .....	39
5	Security evaluation.....	43
5.1	Reverse Engineering .....	43
5.1.1	Package visual inspection.....	43
5.1.2	Cross section by FIB.....	43
5.1.3	Deprocessing.....	46
5.1.3.1	M8 layer .....	47
5.1.3.2	M7 layer .....	49
5.1.3.3	Next metal layers .....	51
5.1.3.4	Poly and active layers .....	52
5.1.4	Reverse of SRAM cells .....	57
5.1.5	Conclusions.....	59
5.2	PUF tamper evidence .....	59
5.2.1	Package opening.....	59
5.2.1.1	Frontside opening .....	60
5.2.1.2	Backside Opening .....	60
5.2.1.3	Backside Fib ultimate thinning.....	64
5.2.1.3.1	FIB ultimate thinning on the RING .....	64
5.2.1.3.2	FIB ultimate thinning on the SRAM2.....	67
5.2.1.3.3	FIB ultimate thinning on the LATCH .....	70
5.2.1.4	Test point deposition on a contact (RING zone) .....	72
5.3	Side channel analysis.....	73
5.3.1	General Observation.....	73
5.3.2	Ring Oscillator based PUF characterization .....	75
5.4	Light Emission Analysis .....	77
5.4.1	General activity .....	77
5.4.2	SRAM PUF activity.....	78
5.4.3	Ring Oscillator PUF activity.....	79
5.5	Fault Injection.....	81
5.5.1	Preliminary test .....	81
5.5.2	SRAM PUF .....	81
5.5.3	Ring Oscillator PUF.....	82
5.6	High temperature testing.....	83
6	Conclusion.....	87
7	References .....	89
8	Glossary.....	90

## List of Tables

Table 1: SRAM PUF test scenario .....	14
Table 2: Latch PUF architecture and features .....	15
Table 3: Latch PUF test scenario.....	15
Table 4: Latch PUF architecture and features .....	16
Table 5: DFF PUF test scenario.....	16
Table 6: Buskeeper PUF test scenario.....	17
Table 7: Ring Oscillator PUF test scenario .....	17
Table 8: Arbiter PUF test scenario.....	18
Table 9: Low-level functional test results.....	19
Table 10: Description of Reliability Tests .....	21
Table 11: Number of ASICs and PUF types evaluated during each test .....	22
Table 12: Ageing test results; Min. and Max. FHD compared to reference per PUF for 5 ASICs (incl. results from separate power domain).....	23
Table 13: Robustness test cases.....	24
Table 14: Unpredictability test cases .....	29
Table 15: CWT compression results .....	33
Table 16: Results of CTW compression test.....	40
Table 17: Comparison of PUF reading before and after backside opening and thinning at 25 $\mu\text{m}$ .....	62
Table 18: Comparison of PUF reading before and after backside opening and thinning at 50 $\mu\text{m}$ .....	63
Table 19: Comparison of RO PUF reading before and after FIB ultimate thinning .....	67
Table 20: Comparison of PUF response before and after backside opening and thinning at 50 $\mu\text{m}$ .....	69
Table 21 : SPA trace of each PUF response during the communication process .....	74
Table 22: RO PUF light emission activity - RO position.....	80
Table 23: Comparison of RO PUF at 25°C and 125°C .....	84
Table 24: Comparison of Latch PUF at 25°C and 125°C .....	86

## List of Figures

Figure 1: PUF self-test sequence .....	20
Figure 2: Distribution of the bit error rate (BER) over all PUF instances .....	27
Figure 3: Distribution of Hamming weight over all PUF instances .....	32
Figure 4: Distribution of the entropy and min-entropy over all PUF instances .....	35
Figure 5: Distribution of the Hamming distance over all PUF instances .....	36
Figure 6: Measurement results from Temperature Variation Test .....	38
Figure 7: Measurement results from Voltage Variation Test at +25°C .....	39

Figure 8: Hamming Distance distribution of enrollment data Temperature Variation Test .....	40
Figure 9: Min-entropy development over the number of enrollment files (m) .....	42
Figure 10: Package top view .....	43
Figure 11: Package after front side decapsulation. ....	43
Figure 12: FIB cross-section in SRAM array. 9 Cu layers in this area. ....	44
Figure 13: Zoom on transistor gates. Gate width is measured around $\approx 65\text{nm}$ . ....	45
Figure 14: ASIC general view trough passivation layer (M10 and M9 layers are visible). ....	46
Figure 15: Pad level (M10 layer in Al) .....	47
Figure 16: SRAM cells (M9 layer in Cu). Cross-section axis. ....	47
Figure 17: ASIC general view at M8 level.....	48
Figure 18: Ring oscillator Power line and some active signal lines (thinner ones) .....	48
Figure 19: SRAM cells Only power lines and metal filling.....	48
Figure 20: ASIC general view at M7 level.....	49
Figure 21: Ring oscillator.....	49
Figure 22: SRAM cells only metal filling and via for power distribution.....	49
Figure 23: Ring oscillator. Useful lines at M7 layer. ....	50
Figure 24: SRAM cells. Metal fills at M7 layer above SRAM cells. ....	51
Figure 25 : ASIC general view at Poly layer. Functional block identification. ....	53
Figure 26: Floor plan.....	53
Figure 27: Latch cell .....	54
Figure 28: Ring Oscillator. Succession of inverters (one inverter = one PMOS + one NMOS) .....	54
Figure 29: Flip-Flop cell.....	55
Figure 30: SRAM cell. Standard 6 transistors cell (see reverse in next paragraph). ....	55
Figure 31: Bus keeper.....	56
Figure 32: Arbiter. 12 transistors per cell (6 PMOS + 6 NMOS).....	56
Figure 33: Active Core .....	57
Figure 34: Reverse engineering of SRAM cells. Identification of transistors and active areas.....	58
Figure 35: Deduced design of SRAM cells .....	58
Figure 36: Package top view .....	60
Figure 37: Package after front side decapsulation. (No more Cu wires).....	60
Figure 38: RX image for backside opening localisation.....	61
Figure 39: Package after backside opening. ....	61
Figure 40: Floor plan ASIC for FIB box localisation.....	64
Figure 41: Backside laser image for FIB box localisation .....	64
Figure 42 : FIB image of the $200\mu\text{m} \times 200\mu\text{m}$ Si surface on the ring.....	65

Figure 43 : FIB optical image of same zone: 1000nm filter allows to see by transparency the structure of the ring.....	65
Figure 44 : FIB image of the 200µm*200µm Si surface of the ring ( structure appears)	66
Figure 45 : FIB optical image of same zone :500nm filter allows to see by transparency the structure of the ring.....	66
Figure 46 : FIB image of the ring ultimate thinning after oxide deposition.....	66
Figure 47 : Optical FIB image of the ring ultimate thinning .....	66
Figure 48 : Floor plan ASIC for FIB box localisation.....	68
Figure 49 : Backside laser image for FIB box localisation .....	68
Figure 50 : FIB image of the 200µm*200µm Si surface of theSRAM2 .....	68
Figure 51 : FIB optical image of same zone: 1000 nm filter allows to see by transparency the structure of the ring.....	68
Figure 52 : FIB image of the SRAM2 ultimate thinning after oxide deposition .....	69
Figure 53 : Optical FIB image of the SRAM2 ultimate thinning .....	69
Figure 54 : Floor plan ASIC for FIB box localisation.....	70
Figure 55 : Backside laser image for FIB box localisation .....	70
Figure 56 : FIB image of the 100µm*100µm Si surface of the LATCH.....	71
Figure 57 : FIB optical image of same zone: 1000 nm filter does not allow the structure of latch to be observed because of the structure size much smaller than used wavelength. ....	71
Figure 58 : FIB image of the LATCH ultimate thinning after oxide deposition.....	71
Figure 59 : Optical FIB image of the SRAM2 ultimate thinning .....	71
Figure 60 : FIB image of the LATCH ultimate thinning after oxide deposition.....	72
Figure 61 : Si opening on active structures .....	72
Figure 62 : FIB trench on the RING.....	72
Figure 63 : Opening trough Si to active structures .....	72
Figure 64: Ring Oscillator PUF response without Active Core .....	73
Figure 65: Ring Oscillator PUF response with Active Core.....	74
Figure 66 : EMA - Ring Oscillator PUF EM emanation (with AC) .....	76
Figure 67 : EMA - Ring Oscillator PUF EM emanation .....	76
Figure 68: Backside laser imaging compare to ASIC floor plan (D2.2 – 5.6) .....	77
Figure 69: Reference light emission activity (AC core ON).....	78
Figure 70: SRAM PUF light emission activity (with AC core ON) .....	79
Figure 71 : Fault injection on SRAM3 .....	81
Figure 72 : Fault injection on SRAM2 during SRAM dump.....	82
Figure 73 : Fault injection on RO .....	83
Figure 74 : RO variations over temperature .....	85

# 1 Introduction

## 1.1 Scope of document

This deliverable presents the test scenarios and the test results within the framework of security evaluation of FPGA and ASIC applications with respect to behavioural validations, side channel and fault attacks. The security evaluation is based on the new methodologies introduced in document D3.1.

For more consistency, behavioural validations are described in the deliverable D4.3 Test performance and results.

## 1.2 Document overview

This document describes in section 2 the test environment used to perform the PUF characterization and the PUF security evaluation. The first tests done on the UNIQUE chips are the low-level functional tests of section 3 which ensure that the basic ASIC functionalities are operational. With fully functional chips, PUF evaluations can start. PUF assessment is composed of two main components which are PUF data analysis and PUF security evaluation. Section 4.2 describes the PUF response behaviour in aging conditions while sections 4.3 and 4.4 describe the robustness and the unpredictability of PUF responses except for Buskeeper PUF. Indeed, as the Buskeeper PUF assessment is issued from an independent study, those results are presented separately in the section 4.5 of this evaluation report. Finally, section 5 describes the security evaluation campaign which is the PUF resistance assessment against different attack types.

## 2 Test environment

### 2.1 Test environment for PUF characterization

The test environment for the PUF characterization tests (as described Section 4 PUF characterization) comprises:

- a board with sockets for the UNIQUE ASIC (physical part of the PUF)
- an FPGA board with firmware for reading out PUF data
- additional components (such as host PC, climate chamber, ...)

#### 2.1.1 ASIC board

An ASIC board has been designed by the UNIQUE partners in order to facilitate both the PUF characterization tests as well as security testing. This board has been designed by following the requirements as listed in this section.

##### *Geometrical requirements for the security analysis:*

Several requirements have been taken into account during the development of the ASIC board in order to facilitate penetration testing.

##### Form factor requirements:

- Open-top ASIC socket to support front-side analysis
- Several (preferably 5) sockets on board for testing multiple ASICs at once, board should be functional if only a subset of sockets is populated.
- In order to make back side analysis possible, the board is opened behind the central ASIC position so that it is possible to observe the component during operation.
- The central position supports both socket insertion or direct ASIC soldering in order to limit the working distance for optical analysis
- Direct access to ASIC power lines for side channel analysis
- Large clearance (15 cm diameter) on the top of the board for extreme temperature testing (using heater head)

##### Connectors and Sockets:

- Connection between ASIC and FPGA-board via Ribbon-Cable
- SMA differential sockets for external clocking options
- Test pads and ground connectors at convenient locations

##### Power Budget:

- Estimated at 52mW @ 33MHz per ASIC
- Factors for temp/clock variations up to x6

#### Power supply:

- ASIC: VDD=1.2V, VDD\_OFF=1.2V, VDD\_PST=2.5V should be derived from FPGA supplied voltages (3.3V and 5V)
- Design should support side channel analysis
- Both VDD and VDD\_OFF should be controllable by incoming connector signals
- Core supplies should lag IO-supplies by  $\geq 1\mu\text{s}$

#### Clock generation:

- ASIC core clock @ 33MHz, ASIC active core clock @ 33 MHz – 65 MHz
- Clocking selectable by jumper (either onboard or supplied externally via differential SMA sockets)

#### Other:

- ASIC scan chain support, all test signals from at least one socket routed to the board connector
- Board should support operating temperatures from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

More details about the ASIC board can be found in UNIQUE deliverable D2.2.

### **2.1.2 FPGA board**

For the PUF characterization tests the following FPGA board has been connected to the UNIQUE ASIC board: **Virtex-5 LX50 Evaluation Board** (Supplier: Avnet).

Additional hardware: Cable from QSE connector (JX1 on LX50 board) to ASIC board connector (P1/P2).

Only the direct access functionality (as described in UNIQUE deliverable D4.2) is used on the Xilinx LX50 board. The demo FPGA functionality of the UNIQUE use cases has been removed to prevent that pins are used that have a different function on the LX50 board compared to the ML501 board used for the UNIQUE prototype (as described in D4.2).

### **2.1.3 Additional components**

In order to perform the PUF characterization tests as described in section 4, the following additional components have been used:

- Climate chamber (Espec type SH-641), which has been used to perform PUF measurements at different temperatures. The temperature range has been varied from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

- Programmable power supply (Agilent type E3631A), which has been used to apply different supply voltages to the UNIQUE ASIC when performing PUF measurements.
- Programmable function generator (Agilent type 33250A), which has been used to create different voltage ramp-up times when powering the UNIQUE ASIC.
- Amplifier (Philips type EOG20), which has been used to amplify the signal from the function generator in order to provide sufficient current for the UNIQUE ASIC.
- Host PC, which has been connected to FPGA board in order to receive the PUF measurement data. This data has been stored by the PC in binary files (one file per measurement per PUF instance).

## 2.2 Test environment for security evaluation

The test environment for the security evaluation tests (as described Section 5 security evaluation) comprises:

- a board with sockets for the UNIQUE ASIC (physical part of the PUF).
- an FPGA board with a Microblaze implementation and firmware for reading out PUF data.
- Hamamatsu TriPHEMOS equipment for light emission measurement.
- Power and electromagnetic measurement bench for SPA and EMA analysis.
- Laser test bench for fault injection.
- Additional components for the different step of the evaluation.

### 2.2.1 ASIC board

An ASIC board has been designed by the UNIQUE partners in order to facilitate both the PUF tests as well as security testing. This board has been designed by following the requirements as listed in section 2.1.1.

More details about the ASIC board can be found in UNIQUE deliverable D2.2.

### 2.2.2 FPGA board

For the PUF characterization tests the following FPGA board has been connected to the UNIQUE ASIC board: **Virtex-5 LX50 Evaluation Board** (Supplier: Avnet).

The Microblaze implementation (as described on the UNIQUE svn database WP4\_Prototype/Microblaze\_driver) is used on the Xilinx LX50 board. A specific C code is developed on Xilinx SDK platform (using the library provided by KUL partner as described in Unique\_microblaze\_driver\_manual.pdf) in order to test all PUF functions.

### 2.2.3 Side Channel Analysis

A Power test bench equipped with a current probe and an acquisition system (oscilloscope+computer) has been used to perform SPA analysis. The power consumption curves analysis was then processed by a specific software.

An Electromagnetic test bench equipped with an electromagnetic sensor and an acquisition system (oscilloscope+computer) has been used to perform EMA analysis. The electromagnetic curves were then processed by a specific software developed by TCS.

These tests will consist in analysing/observing the current consumption and/or electromagnetic emanation of each PUF to see if they present any significant signature.

### 2.2.4 Hamamatsu TriPHEMOS

A Hamamatsu TriPHEMOS has been used to perform both static and dynamic light emission measurements. This equipment is composed of an InGaAs camera (high infrared sensitivity in the 950 nm to 1400 nm) coupled with a photon counting system. The optical sensor of the InGaAs camera (resolution of 640x480 with a pixel size of 20um x 20um) associated with a Solid Immersion Lens (SIL) supports a resolution of 300nm enabling structures in 65 nm technology to be observed. This equipment is able to capture the light emitted by the transistors during switching events in order to visualize the behavior of a circuit (or a PUF function).

### 2.2.5 Fault injection / perturbation

A pulse laser test bench injection permits setting or resetting of memory nodes. This technique can permit the retrieval of the initial value of a PUF if an attacker is able to independently set or reset each of the memory cells involved in the PUF. On the other hand fault injection techniques can be used in order to modify/characterize ring oscillator frequencies and as a result change the normal behaviour of RO based PUFs.

The continuous wave laser used is the Meridian 1 acquisition system from DCG Systems, equipped with a laser scanning microscope system (LSM) with two different lasers for induced current and thermal stimulation (1064 nm and 1340 nm). This technique is able to perturb cells in order to observe the effect on PUF functions (SRAM, RO...).

### 2.2.6 Additional components

In order to perform the PUF security evaluation as described in section 5, the following additional components have been used:

- To perform a partial reverse engineering : chemical products (acid H<sub>3</sub>PO<sub>4</sub> + HF) has been used for delayering, a plasma device has been used to remove the oxide layer interlevel dielectric, a microscope to perform optical observation, and an SEM (scanning electron microscope) to perform a surface topography.
- Sesame acid 770 CU which has been used to perform frontside opening and Ultratech ASAP for backside opening (plasma for silicon thinning).
- Temperature forcing system (Thermonix T-2500SE), which has been used to perform additional PUF measurements at extreme temperatures. The temperature range has been varied from -90°C to +220°C.
- Host PC, which has been connected to FPGA board in order to receive the PUF measurement data and control the FPGA with the Xilinx SDK platform.

### 3 Low-level functional tests

This section defines low-level functional tests which will form the basis of the post-silicon validation plan. The motivation is to verify the basic ASIC functionality as far as possible in order to establish a baseline before moving onto to other aspects of post-silicon validation such as PUF performance evaluation.

*Three main areas of testing are addressed:*

1. Datapath correctness
2. Post reset register behaviour
3. Control protocol tests where appropriate

Establishing that the datapaths are correct and reliable is a key element of post-silicon validation. For the Unique ASIC in particular, ensuring that the inherently noisy PUF data returned reflects actual PUF behaviour rather than a datapath artefact is of primary importance.

A number of problems can compromise datapath correctness, ranging from pre-silicon verification gaps to implementation issues such as reduced signal integrity. As an example of one verification gap in UNIQUE, the simulation and the implementation database configurations differed, with the former being a scaled down version in terms of the number and aspect ratio of the PUF instantiations. The inability to fully simulate power gating events at RTL and gate-level is another.

In addition to the above manufacturing defects such as stuck-faults can be present on any of the 192 ASIC prototypes. Although a scan-based test methodology was used on the ASIC, appropriate test patterns were not generated or applied. As a result stuck-at faults may be present on any ASIC sample and unless steps are taken to detect these can remain undetected and influence subsequent PUF characterization.

For the initial ASIC bring-up process the intention is to execute these tests at room temperature and at nominal core and IO supply voltages. The tests can also form the foundation for subsequent validation tasks (security, reliability and higher-level functional tests) and also provide low-level chip diagnostics.

#### 3.1 Low-level functional test description

##### 3.1.1 Serial Peripheral Interface

Loopback mode in the SPI interface is enabled and loopback tests performed to validate the interface.

##### 3.1.2 Active Core

The active core clock is applied and active core monitor pin observed to check activity.

### 3.1.3 SRAM PUF

Four 8 KB SRAM instances are instantiated, SRAM Array 0-3. SRAM Array 0 is placed in a separate power-domain which can be dynamically gated.

*The following tests are specified:*

Table 1: SRAM PUF test scenario

Test Number	Description
1	<p>Read complete SRAM contents from each instance. Verify that each SRAM instance has a unique signature. Repeat to verify each signature is stable (per ASIC power-up).</p> <p>SRAM PUF signatures will differ across power-up cycles; this test should be designed with this in mind.</p>
2	<p>Verify each addressable SRAM location is read/write with no side-effects on other locations.</p>
3	<p>Perform classic 'checkerboard' SRAM test on each instance.</p>
4	<p>Power gating test. Gate power off and repeat Test 1,2 and 3. SRAM Array 0 should be inaccessible. Gate power on and repeat Test 1, 2 and 3.</p>

### 3.1.4 Latch PUF

Four latch arrays of 8 Kb are instantiated. These four arrays have different features as shown in the table below. Two read architectures are used, one based on multiplexers, the other serial. The serial architecture has enable isolation employed on one instance. The multiplexer architecture has power gating employed on one instance. Note that the latch PUFs are read-only and that reading Array 2 and 3 will result in subsequent reads being zero.

Table 2: Latch PUF architecture and features

	<b>Architecture</b>	<b>Power Gating</b>	<b>Enable Isolation</b>
<b>Latch Array 0</b>	Multiplexer	Yes	
<b>Latch Array 1</b>	Multiplexer		
<b>Latch Array 2</b>	Serial		
<b>Latch Array 3</b>	Serial		Yes

The following tests are specified:

Table 3: Latch PUF test scenario

<b>Test Number</b>	<b>Description</b>
1	<p>Read complete latch PUF contents from each instance. Verify that each instance has a unique signature. Repeat reads to verify each signature is stable. Verify that the contents of array 2 and 3 are zero after the first read.</p> <p>Latch PUF signatures will differ across power-up cycles, this test should be designed with this in mind.</p>
2	<p>Power gating test. Gate power off and repeat Test 1. Latch Array 0 should be inaccessible. Gate power on and repeat Test 1.</p>

### 3.1.5 DFF PUF

Four DFF arrays of 8 Kb are instantiated. These four arrays have different features as shown in the table below. Two read architectures are used, one based on multiplexers, the other serial. The serial architecture has enable isolation employed on one instance. The multiplexer architecture has power gating employed on one instance.

Table 4: Latch PUF architecture and features

	<b>Architecture</b>	<b>Power Gating</b>	<b>Enable Isolation</b>
<b>DFF Array 0</b>	Multiplexer	Yes	
<b>DFF Array 1</b>	Multiplexer		
<b>DFF Array 2</b>	Serial		
<b>DFF Array 3</b>	Serial		Yes

The following tests are specified:

Table 5: DFF PUF test scenario

<b>Test Number</b>	<b>Description</b>
1	Read complete DFF PUF contents from each instance. Verify that each instance has a unique signature. Repeat reads to verify each signature is stable.  DFF PUF signatures will differ across power-up cycles, this test should be designed with this in mind.
2	Verify each addressable DFF location is read/write with no side-effects on other locations.
3	Perform classic 'checkerboard' test on each instance.
4	Power gating test. Gate power off and repeat Test 1,2 and 3. DFF Array 0 should be inaccessible. Gate power on and repeat Test 1, 2 and 3.

### 3.1.6 Buskeeper PUF

Two buskeeper arrays of 8 Kb are instantiated. These are read-only. The following tests are specified:

Table 6: Buskeeper PUF test scenario

Test Number	Description
1	<p>Read complete buskeeper PUF contents from each instance. Verify that each instance has a unique signature. Repeat reads to verify each signature is stable.</p> <p>Buskeeper PUF signatures will differ across power-up cycles, this test should be designed with this in mind.</p>

### 3.1.7 Ring Oscillator PUF

The RO Oscillator PUF instantiates 4096 oscillators. The following tests are specified:

Table 7: Ring Oscillator PUF test scenario

Test Number	Description
1	<p>Verify all control and status registers have expected post-reset values:</p> <ul style="list-style-type: none"> <li>RO Control</li> <li>RO Status</li> <li>RO Reference Counter</li> <li>RO Select Batch</li> </ul>
2	<p>Full data-width read/write test on the following registers:</p> <ul style="list-style-type: none"> <li>RO Select Batch</li> <li>RO Reference Counter</li> </ul>
3	<p>Set reference counter and enable oscillators. Test RO read protocol (issue start / poll for status) on each oscillator in each batch. Verify each RO result is non-zero.</p>

### 3.1.8 Arbiter PUF

The arbiter PUF instantiates 256 arbiters arranged in 8 groups of 32. The 32-bit read datapath supports reading 32 arbiters in parallel. A 64-bit challenge can be applied on a per-group basis. The following tests are specified:

Table 8: Arbiter PUF test scenario

Test Number	Description
1	Verify all control and status registers have expected post-reset values: Arbiter Control Arbiter Status Arbiter Challenge Arbiter Enable
2	Full data-width read/write test on the following registers: Arbiter Challenge Arbiter Enable
3	Test Arbiter read protocol (issue start / poll for status) on each arbiter. Verify arbiter result is not all-zeros or all-ones.

## 3.2 Low-level functional test results

Functional testing of the UNIQUE ASICs has resulted in the following bug sightings:

Table 9: Low-level functional test results

<b>Bug Sighting</b>	<b>Description</b>	<b>Workaround</b>
Invalid Arbiter Status	Busy bit in the arbiter status register is set to '0' after a hard reset which indicates busy.	Ensure any software polling the status bit ignores for the first operation after hard reset.
Partial Arbiter Reset	Three flops in a 4-bit arbiter counter (proc_ctrl_cnt) are not connected to the global synchronous reset 'arst_n_net'.	Flops are cleared down by the datapath after the first operation. Ignore results from first arbiter access.
Ring Oscillator Hang	Setting the reference counter to certain values causes a hang (e.g. 0x00001000). Believed to be due to the RO counter implementation (toggle architecture).	Depending on the magnitude of the reference counter value, one or more of the LSBs of this value should always be set to '1': 1) The first most LSB should always be '1' (e.g. 0x00000401) 2) When the reference counter value is larger than 0x00000FFF, the two most LSBs should be '1' (e.g. 0x00002003) 3) When the reference counter value is larger than 0x03FFFFFF, the three most LSBs should be '1' (e.g. 0x10000007).


### 3.3 PUF self-test prototype

In the security domain, chip reliability is a critical requirement. Each physical component can partially or fully deteriorate during the lifecycle due to various causes. This is the reason why high-end cryptographic components shall embed a mechanism assessing the reliability of each function along the lifecycle. The goal is to be able to monitor each failure. An example is the Built-In-Self-Test (BIST) of memories which mainly consists on writing and re-reading patterns in memory cells in order to make sure that the tested memory is still functional. As PUFs are a new technology, no self-test mechanisms have been proposed so far.


Therefore, a PUF self-test mechanism has been proposed. This mechanism comprises two sequences: measuring the reference data (which will permit to reconcile PUF information) once then checking the next measurements online against the reference data. The result is binary: passed or failed. This sequence is illustrated in Figure 1.

Figure 1: PUF self-test sequence

**Phase 1: initial measurement**



**Phase 2: online PUF self-test**



An example of PUF self-test has been implemented in a prototype using the SRAM PUF embedded in the UNIQUE ASIC and the FPGA board.

The prototype has been validated at ambient temperature on 10 different ASIC samples and both phase 1 and phase 2 of the self-test sequence are functional. The next steps would be to perform these measurements over the whole operational range (temperature, voltage, ASIC from different corner cases...)

## 4 PUF characterization

### 4.1 Reliability test description

This section describes the Reliability tests that have been performed within the UNIQUE project. These Reliability tests are intended to investigate the reproducibility of PUF responses of all different PUFs in the UNIQUE ASIC under varying external conditions. In the table below an overview of the different Reliability tests that will be performed can be found.

Table 10: Description of Reliability Tests

<b>Repeated Start-up Test</b>	Repeatedly measure PUF responses at room temperature to evaluate noise between measurements
<b>Temperature Cycle Test</b>	Measure PUF responses at different ambient temperatures
<b>Temperature Ramp Test</b>	Measure PUF responses while ambient temperature is increasing/decreasing with approximately 1°C/minute
<b>Voltage Variation Test</b>	Measure PUF responses at different core voltages
<b>Voltage Ramp Up Test</b>	For memory based PUFs: Measure start-up values when the memory is powered up with different power-up times (ramps)
<b>Voltage Dip Test</b>	For memory based PUFs: Store all ones (0xFF bytes) into the memory and read the values in the memory after it has been subjected to short power dips of varying lengths
<b>Data Retention Test</b>	For memory based PUFs: Store all ones (0xFF bytes) into the memory, temporarily lower the core voltage and then measure the PUF response at the normal voltage level
<b>Ageing Test</b>	Measure PUF responses on a weekly basis on ICs that are kept at high temperature and increased voltage for a long period

Not all PUFs are suitable for use in each of the tests above. In the table below it can be found which PUFs are evaluated during which tests. As can be seen here some tests are only suitable for memory-based PUFs. Furthermore, the Latch and Buskeeper PUFs do not have write functionality. Therefore, they cannot be used in the Voltage Dip and Data Retention Test. Since it was not possible to perform all tests with the complete set of 192 UNIQUE ASICs, some tests have been performed on a subset of devices. In the table below can also be found how many ASICs have been used during each of the individual tests.

Table 11: Number of ASICs and PUF types evaluated during each test

	Number of ASICs	Arbiter	Ring Oscillator	SRAM	D Flip-Flop	Latch	Bus-keeper
<b>Repeated Startup Test</b>	96	X	X	X	X	X	X
<b>Temperature Cycle Test</b>	192	X	X	X	X	X	X
<b>Temperature Ramp Test</b>	192	X	X	X	X	X	X
<b>Voltage Variation Test</b>	192	X	X	X	X	X	X
<b>Voltage Ramp Up Test</b>	50			X	X	X	X
<b>Voltage Dip Test</b>	50			X	X		
<b>Data Retention Test</b>	50			X	X		
<b>Ageing Test</b>	5	X	X	X	X	X	X

## 4.2 PUFs aging evaluation

The main failure mechanism that causes memory-based PUF responses to change over time is NBTI (Negative Bias Temperature Instability). This mechanism is accelerated in our ageing test by keeping 5 ICs under high voltage (120% of  $V_{dd} = 1.44V$ ) and temperature conditions ( $+85^{\circ}C$ ). The total estimated acceleration factor [14] is the product of the Thermal Acceleration Factor (TAF) and the Voltage Acceleration Factor (VAF), which are computed as:

$$TAF = e^{\frac{E_a}{k} \left( \frac{1}{T_{op}} - \frac{1}{T_{stress}} \right)}$$

$$VAF = e^{\gamma(V_{stress} - V_{op})}$$

With  $E_a$  (0.5 eV) the activation energy,  $k$  ( $8,62 \cdot 10^{-5}$  eV/ $^{\circ}K$ ) Boltzmann's constant,  $T_{op}$  ( $313^{\circ}K$  ( $+40^{\circ}C$ )) the nominal operating temperature,  $T_{stress}$  ( $358^{\circ}K$  ( $+85^{\circ}C$ )) the stressed temperature,  $\gamma$  (2.6) the voltage exponent factor,  $V_{op}$  (1.2V) the nominal core voltage and  $V_{stress}$  (1.44V) the stressed core voltage. This results in a total estimated acceleration factor of  $TAF \cdot VAF = 10.27 \cdot 1.77 = 18.2$ .

Every week the ambient temperature and supply voltage were lowered to  $+25^{\circ}C$  and 1.2V respectively to measure the PUF responses. After these measurements, the temperature and voltage were increased again to stress levels. Prior to

starting the ageing test one reference measurement per PUF at +25°C and 1.2V was taken to which all other measurements are compared based on the Fractional Hamming Distance (FHD)<sup>1</sup>. The ageing test has run for 2150 hours. With the estimated acceleration factor of 18.2, this simulates an effective ageing of around 53.5 months, or almost 4.5 years. The results in Table 12: Ageing test results; Min. and Max. FHD compared to reference per PUF for 5 ASICs (incl. results from separate power domain) show that within this time frame the ageing for all PUF types is quite limited. Furthermore, the last column of this table displays the results for the memory-based PUFs that are located in the separate power domain of the IC. This domain was not powered during the stress conditions and was therefore only used when performing PUF measurements at +25°C. The results from this column clearly show that the (minimal) ageing effect occurring on the memory-based PUFs can be reduced by powering down memories when not using them for PUF purposes.

Keep in mind that this ageing test was designed specifically for memory-based PUFs, which might explain the relatively minor impact on the delay-based PUFs.

Table 12: Ageing test results; Min. and Max. FHD compared to reference per PUF for 5 ASICs (incl. results from separate power domain)

PUF type	Nr of PUF bits	Before Ageing		After Ageing		After Ageing (separate PD)	
		Min	Max	Min	Max	Min	Max
SRAM	65536	5.0%	5.5%	7.0%	8.0%	5.5%	5.5%
Buskeeper	8192	3.5%	5.0%	5.5%	7.0%	3.5%	5.0%
Latch	8192	2.0%	3.0%	5.0%	6.0%	2.5%	3.5%
DFF (#0, 2, 3)	8192	2.5%	4.0%	4.5%	6.0%	3.5%	4.0%
DFF (#1)	8192	3.5%	7.0%	4.0%	12.0%	n.a.	n.a.
Arbiter	8192	2.5%	3.5%	3.0%	4.5%	n.a.	n.a.
Ring Oscillator	3840	1.0%	2.5%	3.5%	5.0%	n.a.	n.a.

<sup>1</sup> Hamming Distance (HD) is defined as the number of bits that differ between two bit strings. In case of fractional Hamming Distance (FHD) the HD is divided by the length of the compared strings.

When interpreting the results from this table, one must take the following into account:

- The two latch PUF instances with scan chain addressing are not part of these results. The data was not usable due to problems with the implemented read-out circuitry.
- DFF PUF instance 1 (with mux tree addressing) exhibits a significantly reduced reliability. Therefore, we consider this instance separately from the other DFF PUFs in the table above.

### 4.3 PUFs robustness evaluation

Robustness means the property that, for the same challenge, a PUF always generates responses that are similar to the response generated during the enrolment of the PUF. This is an essential requirement in PUF-based applications that must rely on the availability of data generated by or bound to the PUF. Note that PUFs should be robust under different operating conditions such as different temperature, voltage and noise levels. An overview of all test cases considered for robustness is given in Table 13: Robustness test cases.

Table 13: Robustness test cases

Test Case	Active Core		Ambient Temperature			Supply Voltage			Iter. <i>k</i>
	Off	On	-40°C	+25°C	+85°C	1.08 V	1.2 V	1.32 V	
<i>E</i> <sub>1</sub>	x		x			x			20
<i>E</i> <sub>2</sub>	x		x				x		40
<i>E</i> <sub>3</sub>	x		x					x	20
<i>E</i> <sub>4</sub>	x			x		x			30
<i>E</i> <sub>5</sub>	x			x			x		60
<i>E</i> <sub>6</sub>	x			x				x	30
<i>E</i> <sub>7</sub>	x				x	x			20
<i>E</i> <sub>8</sub>	x				x		x		40
<i>E</i> <sub>9</sub>	x				x			x	20
<i>E</i> <sub>11</sub>		x		x			x		60

#### 4.3.1 Strategy

The similarity of PUF responses and thus the robustness of the PUF can be quantified with the bit error rate (BER), i.e., the number of bits of a PUF response that are different from the response observed during enrolment divided by the total number of bits of the PUF response.

We determine the average and maximum BER of all PUF instances in the ASICs by collecting challenge/response pairs at different ambient temperatures (-40°C to +85°C), supply voltages ( $\pm 10\%$  of the nominal 1.2V) and noise levels (active core enabled and disabled) which correspond to corner values that are tested for consumer grade IT products. This shows the impact of the most common environmental factors on the bit error rate of each PUF type.

We estimate the BER of all PUFs in all ASICs using the following strategy:

#### Step 1: Sample Challenge Set Generation

A sample challenge set  $C'$  is generated for each PUF type (arbiter, ring oscillator, SRAM, flip-flop and latch PUFs) which is used in all subsequent steps. For all but the arbiter PUF, the complete challenge space is used as a sample set. Since the arbiter PUF has an exponential challenge space, we tested it only for 13,000 randomly chosen challenges.

#### Step 2: Enrolment

For each PUF instance, the response  $r_i$  to each  $c_i \in C'$  is obtained under nominal operating conditions (test case E5 in Table 13: Robustness test cases ) and stored in a database DB0.

#### Step 3: Data Acquisition

For all robustness test cases  $E_p$ , each PUF instance are evaluated  $k$  times on each  $c_i \in C'$  and stored in a database DB $p$ .

#### Step 4: Analysis

For each PUF instance the average and maximum bit error rate between responses of PUF $j$  in DB0 and responses of PUF $j$  in DB1,..., DB10 is computed.

### **4.3.2 Results**

We demonstrate our results using bean plots that allow an intuitive visualization of empirical probability distributions. Each bean shows two distributions, smoothed by a Gaussian kernel to give the impression of a continuous distribution, together with their means indicated by black bars. The distribution in black on the left side typically corresponds to data collected under normal PUF operating conditions, while the one in gray on the right side corresponds to some other test case in Table 13. This allows an easy visualization of PUF behaviour under changing environmental conditions. Each plot contains several beans, which correspond to the different PUF types available on the ASICs, which allows an easy comparison of the results for different PUF types.


First we computed the bit error rates under varying environmental conditions. Figure 1 illustrates the results: The vertical axis displays the bit error rate (BER) in percent. Our results show that all arbiter, ring oscillator and SRAM PUF instances have a very similar BER (since the distributions are rather narrow), while there is a big variability in the BERs of the flip-flop and latch PUF instances. Further, the BER of the arbiter, ring oscillator and SRAM PUF instances is below 10% for all test cases, which can be handled by extractors based on common error correction schemes [1].

The bit error rate of most PUFs depends on the operating temperature. We observed that at 40°C (test case E2, illustrated by the gray distribution in Figure 2a) the BER significantly increases for the flip-flop and latch PUF, while it only slightly increases for the ring oscillator and SRAM PUF. The BER of the arbiter PUF hardly changes at 40°C. A similar behaviour of the BERs can be observed at +85°C (test case E8, see the gray distributions in Figure 2b).

All PUFs in all ASICs turned out to be robust against variations in their supply voltages. Compared to nominal operating conditions (test case E5), the distributions of the BERs only slightly increase when varying the supply voltage by 10% (test case E4 and E6). Test case E6 is illustrated in Figure 2c for exemplary purposes.

The arbiter PUF exhibits a significantly increased BER when operated in a noisy working environment (test case E11), while there is no significant change of the BER of all other PUFs. This test case is illustrated in Figure 2d. The two peaks of the BER distribution of the arbiter PUF shown in Figure 2d are due to the fact that in the ASIC layout some of the arbiter-PUFs adjoin the active core while others are farther away and not directly affected.

Figure 2: Distribution of the bit error rate (BER) over all PUF instances



The Hamming distance of the responses of the latch PUFs are always biased towards zero and invariant for different supply voltages.

#### 4.4 PUFs unpredictability evaluation

Unpredictability ensures that the adversary cannot efficiently compute the response of a PUF to an unknown challenge, even if he can adaptively obtain a certain number of other challenge/response pairs from the same and other PUF instances [3]. This is important in most PUF-based applications, such as authentication protocols, where the adversary could forge the authentication if he could predict the PUF response. Note that unpredictability should be independent of the operating conditions of the PUF, which could be exploited by an adversary.

The unpredictability of a PUF instance can be empirically estimated by applying statistical tests to its responses and/or based on the complexity of the best

known attack against the PUF [2,3]. Statistical tests, such as the DIEHARD [4] or NIST [5] test suites, can be leveraged to assess the unpredictability of PUF responses. However, since these test suites are typically based on a series of stochastic tests, they can only give an indication about whether responses are random or not. Moreover, they typically require more input data than the memory-based PUFs and ring oscillator PUFs in the ASIC provide. Another approach to empirically assess the unpredictability of PUFs is estimating the entropy of their responses based on experimental data. In particular, min-entropy indicates how many bits of a PUF response are uniformly random. The entropy of PUFs can be approximated using the context-tree weighting (CTW) method [6], which is an algorithm related to data compression that allows estimating the redundancy of bit-strings [7,8,9,10]. Similar as in symmetric cryptography, the unpredictability of a PUF can be estimated based on the complexity of the best known attack against the unpredictability property. There are attacks [11] against delay-based PUFs that emulate the PUF in software and allow predicting PUF responses to arbitrary challenges. These attacks are based on machine learning techniques that exploit statistical deviations and/or dependencies of PUF responses. However, emulation attacks have been shown only for simulated PUF data and it is currently unknown how these attacks perform against real PUFs. Furthermore, these attacks require a large amount of challenge/response pairs that may be hard to collect in most practical applications [11].

#### 4.4.1 Strategy

We estimated unpredictability of all PUF types and instances implemented in the ASICs by approximating their entropy and min-entropy using different statistical tests. Furthermore, we estimate unpredictability at different ambient temperatures and supply voltage levels to determine the effects of environmental conditions on the unpredictability of the PUF. An overview of all test cases considered for unpredictability is given in Table 14.

Notation: Let  $E$  be some event, then  $\Pr[E]$  denotes the probability that  $E$  occurs. We denote with  $\text{HW}(x)$  the Hamming weight of a bit-string  $x$ , i.e., the number of non-zero bits of  $x$ . With  $\text{dist}(x, y)$  we denote the Hamming distance between bit string  $x$  and  $y$ , i.e., the number of bits that are different in  $x$  and  $y$ .

We assess the unpredictability of all PUFs in the ASICs using the following strategy:

Table 14: Unpredictability test cases

Test Case	Active Core		Ambient Temperature			Supply Voltage		
	Off	On	-40°C	+25°C	+85°C	1.08 V	1.2 V	1.32 V
$E_{13}$	x		x				x	
$E_{14}$	x			x			x	
$E_{15}$	x				x		x	
$E_{16}$	x			x		x		
$E_{17}$	x			x				x

### Step 1: Sample Challenge Set Generation

For each PUF type, a sample challenge set  $C'$  is generated that is used in all subsequent steps. For all but the arbiter PUF, the complete challenge space is used as a sample challenge set. Since the arbiter PUF has an exponential challenge space, we again test it only for 13,000 challenges that should be representative for the whole challenge set of the arbiter PUF.

The subsequent analysis steps require  $X' = \{x' \in X'', \text{dist}(x, x') \leq k\}$ , which includes a set  $X''$  of randomly chosen challenges (representing the challenges to be guessed by the adversary) and all challenges that differ in at most  $k$  bits from the challenges in  $X''$  (that in the worst case might be known to the adversary).

### Step 2: Data Acquisition

For all unpredictability test case  $E_p$ , each PUF instance  $\text{PUF}_j$  is evaluated on each  $c_i \in C'$  and its responses  $r$  are stored in a database  $\text{DB}_p$ .

### Step 3: Analysis

For each unpredictability test case  $E_p$ , the responses in  $\text{DB}_p$  are analyzed as detailed in the following paragraphs:

#### Step 3a: Hamming Weight

For each PUF instance  $\text{PUF}_j$ , the average Hamming weight of all responses in  $\text{DB}_p$  is computed, which indicates whether the PUF responses are biased towards 0 or 1.

#### Step 3b: CTW Compression

For each PUF instance  $\text{PUF}_j$ , a binary file containing all responses in  $\text{DB}_p$  is generated and compressed using the context-tree weighting (CTW) algorithm [12]. The resulting compression rate is an estimate of the upper bound of the entropy of the PUF responses.

#### Step 3c: Entropy Estimation

For each PUF instance  $\text{PUF}_j$ , the entropy and min-entropy of all responses in  $\text{DB}_p$  is estimated as described in the next paragraph.

### Step 3d: Hamming Distance

For each physical function type, the Hamming distance  $\text{dist}(y, y')$  between all pairs of responses in DBp of pairwise different PUF instances to the same challenge is computed. While all previous analysis methods consider only responses of the same PUF instance, the Hamming distances indicate whether responses of different PUF instances are independent, which is important since otherwise the adversary could predict PUF responses using another PUF instance with a similar challenge/response behavior.

#### **4.4.2 Entropy estimation**

Let  $Y(x)$  be the random variable representing PUF response  $y$  to challenge  $x$ . Moreover, let  $x$  be the challenge for which the adversary should predict  $y$ .

Further, let  $W(x)$  be the random variable representing the set of all responses of PUF except response  $y$  to challenge  $x$ , i.e.,  $W(x) = \{y': y' \leftarrow \text{PUF}(x'); x' \in X \setminus \{x\}\}$ .

We are interested in the conditional entropy

$$\mathbf{H}(Y|W) = - \sum_{x \in \mathcal{X}} \Pr [Y(x), W(x)] \cdot \log_2 \Pr [Y(x)|W(x)] \quad (1)$$

and the conditional min-entropy

$$\mathbf{H}_\infty(Y|W) = - \log_2 \left( \max_{x \in \mathcal{X}} \{ \Pr [Y(x)|W(x)] \} \right), \quad (2)$$

which quantify the average and minimal number, respectively, of bits of a PUF response to some challenge  $x$  that cannot be predicted by the adversary, even in case all other responses  $W(x)$  are known. Hence,  $2^{-\mathbf{H}_\infty(Y|W)}$  is an information-theoretic upper bound for the probability that an unbounded adversary can guess PUF response  $x$ .

However, computing Equation 1 and 2 for  $W(x)$  is difficult in practice since (1) the number of observations required to estimate the underlying probability distributions grows exponentially in the response space size, and (2) the complexity of the computation of  $H(Y|W)$  grows exponentially with the challenge space size of the PUF to be analyzed. Note that memory-based PUFs typically generate responses that consist of many bits, ranging from the size of a memory word up to the size of the entire memory. Further, delay-based PUFs typically have a very large to exponential challenge space size. This means that for all PUFs to be analyzed, Equation 1 and 2 cannot be computed for  $W(x)$  and can at most be estimated by making assumptions on the physical properties of the PUF. In the following, we explain how we estimated these entropies for each PUF type and discuss the underlying assumptions.

### Memory-based PUFs:

A common assumption on memory-based PUFs is that spatially distant memory cells are independent [2,3]. A similar assumption has been used by Holcomb et al. [13], who estimate the entropy of SRAM PUF responses based on the assumption that individual bytes of SRAM are independent. However, physically neighbouring memory cells can strongly influence each other, in particular when they are physically connected to each other. Hence, our entropy estimation considers only dependencies between neighbouring memory cells (which could be exploited by an adversary) while assuming that spatially distant memory cells are independent. More specifically, we compute the entropy of all bits  $Y_{i,j}$  of the response of a memory-based PUF under the worst case assumption that the values of all neighbouring memory cells  $W'(x) = (Y_{i-1,j}, Y_{i,j+1}, Y_{i+1,j}, Y_{i,j-1})$  are known, i.e., we compute Equation 1 and 2 for  $W'(x)$ .

### Ring Oscillator PUFs:

The ring oscillator PUF on the ASIC compares the oscillation frequency of two ring oscillators  $O_i$  and  $O_j$  selected by the PUF challenge  $x = (i,j)$  and returns a response  $Y(i,j)$ , depending on which of them is faster. Since neighbouring ring oscillators are subject to the same manufacturing process variations, it is very likely that their oscillating frequencies are very similar. Therefore, our entropy estimation considers only the potential dependency between neighbouring ring oscillators, while assuming that spatially separated ring oscillators have different oscillating frequencies. Thus, we compute Equation 1 and 2 for  $W'(i,j) = (Y(i-2,j), Y(i-1,j), Y(i+1,j), Y(i+2,j))$ .

### Arbiter PUFs:

Arbiter PUFs measure the delay difference of two delay lines that are configured by the PUF challenge. The individual delays caused by the switches and their connections are additive, which implies that the response  $y$  to a challenge  $x$  can be computed if a sufficient number of responses to challenges that are close to  $x$  are known. Hence, we compute Equation 1 for:

$$W'(x) = \{y' \leftarrow \text{PUF}(x'); x' \in X', \text{dist}(x, x') \leq k\}$$

This corresponds to the worst case where the adversary know responses to challenges that differ in at most  $k$  bits from the challenge to the response to be guessed. In our analysis we use  $X$  consisting of 200 randomly chosen challenges and  $k = 1$ .

## **4.4.3 Results**


In this section, we present the results of the unpredictability analysis. Due to the time-limited access to the climate chamber the data required to analyze the unpredictability property of the arbiter PUF at  $-40^\circ\text{C}$  and at  $+85^\circ\text{C}$  is not

available. However, we show the results for normal operating conditions and different supply voltages.

To get a first indication of the randomness of the responses generated by the different PUF instances in the ASIC, we computed the Hamming Weight of the responses as described in section 4.4.1.

Note that a uniformly random string should have a Hamming weight close to 0.5. Our results illustrated in Figure 3 show that ring oscillator and SRAM PUF responses are close to a Hamming weight of 0.5, independent of the operating conditions. This indicates that these PUFs may generate random responses, while the responses of the flip-flop and latch PUFs are clearly biased.

Figure 3: Distribution of Hamming weight over all PUF instances



**Temperature variations** (test case E13 and E15) do not affect the Hamming weight of the ring oscillator and SRAM PUF responses, while the Hamming weight of the flip-flop PUF and latch PUF responses strongly depends on the temperature the PUF is operated at, which can be clearly seen by comparing Figure 3a and Figure 3b. Note that the two peaks of the Hamming weight distribution of the latch PUF come from the fact that, for some unknown reason, one of the four instances on each ASIC behaves differently.

**Supply voltage variations** (test cases E16 and E17) do not significantly change the Hamming weight of the responses of any of the PUF instances in the ASIC. We show the exemplary graph for E16 in Figure 3c. Results for test case E17 are very similar to E16.

**CTW Compression Rates.** The second test for unpredictability is the context-tree weighting (CTW) compression test, which compresses the responses of the PUF. As discussed in section 4.4.1, the compression rate achieved by the CTW algorithm gives a good indication of the upper bound of the entropy of the PUF responses. The higher the compression rate, the lower the entropy of the PUF.

The results of the compression test for the different test cases (Table 14: Unpredictability test cases) are summarized in Table 15: CWT compression results, which shows the size of the PUF responses after compression in percent.

*The compression rates confirm the Hamming weight test results:*

The compression rate of the ring oscillator and SRAM PUF responses is invariant for all test cases. The compression rates of the flip-flop and latch PUF responses do not change for different supply voltages (test case E16 and E17), but vary with the ambient temperature of the PUF (test cases E13, E14 and E15).

Furthermore, the compression rate of SRAM PUF responses gives a strong indication that these responses are uniformly random, while there seem to be some dependencies in the responses generated by all other PUFs.


Table 15: CWT compression results

Test Case	Arbiter	CTW Compression Results			
		RO	FF	Latch	SRAM
$E_{13}$	—	0.77	0.77	0.84	1.00
$E_{14}$	0.51	0.77	0.87	0.70	1.00
$E_{15}$	—	0.77	0.98	0.53	1.00
$E_{16}$	0.53	0.77	0.88	0.69	1.00
$E_{17}$	0.49	0.77	0.87	0.71	1.00

**Entropy Estimation.** The results of the entropy estimation according to section 4.4.1, illustrated in Figure 4, confirm all previous analysis results and provide more insights into the entropy and min-entropy of the PUF responses. This time, the bean plots allow comparing the entropy (in black on the left side) with the min-entropy (in gray on the right side) for the different test cases.

The entropy of responses corresponding to neighbouring arbiter PUF challenges is remarkably low, which confirms the high prediction rate of emulation attacks against arbiter PUFs reported in literature [11]. In accordance to our previous unpredictability analysis results, the entropy and min-entropy distributions of the ring oscillator and SRAM PUF responses do not change for different ambient temperatures (test cases E13, E14 and E15) and supply voltages (test case E16 and E17). Moreover, the distribution of the entropy and min-entropy of flip-flop and latch PUFs vary with the operating temperature (test cases E13, E14 and E15) and are constant for different supply voltages (test case E16 and E17). Furthermore, the mean of the entropy distributions approximately matches the result of the compression test results. Figure 4 illustrates test cases E13, E14 and E15. The entropy distributions for different supply voltage levels (test case E16 and E17) are similar to the graphs for nominal operating conditions (test case E14) in Figure 4a).

Figure 4: Distribution of the entropy and min-entropy over all PUF instances




**Hamming Distances.** The Hamming distance test (section 4.4.1) gives an indication of whether the responses generated by different PUF instances to the same challenge are independent. In case individual PUF responses are independent, their Hamming distance should be about 0.5.

Our results illustrated in Figure 4 show that, independent of the ambient temperature (test cases  $E_{13}$ ,  $E_{14}$  and  $E_{15}$ ) and supply voltage (test case  $E_{16}$  and  $E_{17}$ ), the responses of different ring oscillator and SRAM PUF instances have the ideal Hamming distance of 0.5. The distribution of Hamming distances for the arbiter PUF is again remarkably widespread; indicating that there may be dependencies between the responses generated by different PUF instances to the same challenge.

The Hamming distance of the responses of the flip-flop PUFs changes for different temperatures and supply voltages. At +85°C (test case E15, see gray distribution in Figure 5c) the Hamming distance of the flip-flop PUF is ideal, while it is biased towards zero at -40°C (test case E13 in Figure 5b). Moreover, at 1.08V (-10%, test case E16) we observed a bias of the Hamming distance towards one, while the Hamming distance distribution at 1.32V (+10%, test case E17) is similar to the distribution at nominal operating conditions (test case E14).


The Hamming distance of the responses of the latch PUFs are always biased towards zero and invariant for different supply voltages.

Figure 5: Distribution of the Hamming distance over all PUF instances



(a) Hamming distance at -40°C (test case E13, gray)

(b) Hamming distance at +85°C (test case E15, gray)



(c) Hamming distance at 1.08 V (-10%, test case E16, gray)

(d) Hamming distance at 1.32 V (+10%, test case E17, gray)

## 4.5 Buskeeper PUF robustness and unpredictability

*Buskeeper PUF assessment is issued from an independent study. Therefore, the results are not presented in section 4.3 nor 4.4 but in this separate section.*


### 4.5.1 Robustness evaluation

**Temperature Variation Test** To test the robustness of Buskeeper PUFs under temperature variations 96 ICs (with two Buskeeper PUFs of 1kB) have been placed in the climate chamber. This way a set of 192 Buskeepers can be evaluated. Measurements of PUF start-up patterns have been taken at three different temperatures:  $-40^{\circ}\text{C}$ ,  $+25^{\circ}\text{C}$ , and  $+85^{\circ}\text{C}$  (industrial standard for temperature testing of ICs ranges from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ). In this case  $+25^{\circ}\text{C}$  is the enrollment temperature of the PUFs, while the other two temperatures are the most extreme deviations from enrollment available for this test. At each temperature the Buskeeper PUFs have been measured 40 times. These measurements are all compared to one enrollment pattern for each PUF at  $+25^{\circ}\text{C}$  using fractional Hamming Distance (FHD)<sup>2</sup>. The results of this test can be found in Figure 6. The number of measurements per device is set to the horizontal axis, while the vertical axis presents the FHD between start-up patterns and enrollment of the chip. At the top of the graph the different conditions, in this case temperatures (Temp\_m40 =  $-40^{\circ}\text{C}$ , Temp\_025 =  $+25^{\circ}\text{C}$ , Temp\_085 =  $+85^{\circ}\text{C}$ ), are specified. Each line in the Figure represents a different Buskeeper PUF. The spike to FHD = 0 represents the enrollment measurement of each Buskeeper (since FHD to itself is 0). A similar representation is used in this section for all the other test results.

---

<sup>2</sup> Hamming Distance (HD) is defined as the number of bits that differ between two bit strings. In case of fractional Hamming Distance (FHD) the HD is divided by the length of the compared strings.


Figure 6: Measurement results from Temperature Variation Test



It can be seen in this Figure that the FHD increases when the temperature deviates from the enrollment temperature. The Buskeeper PUF appears to be more sensitive for high temperatures than low temperatures. Furthermore, it can be concluded that the noise on Buskeeper PUFs due to these temperature variations remains below 20% (FHD = 0.2). This is well within the boundaries, as specified earlier, for error correction using a Fuzzy Extractor.

**Voltage Variation Test** To investigate the influence of varying supply voltage levels on the robustness of Buskeeper PUFs, the 96 ICs (192 Buskeepers) have been placed in a set-up suitable for varying the supply voltage from 90% of Vdd to 110% of Vdd. An enrollment measurement for each Buskeeper has been taken with supply voltage Vdd. At each voltage level the Buskeeper PUFs have been measured 20 times. The results of performing this test at +25°C can be found in Figure 7 (minus\_10perc = 90% of Vdd and plus\_10perc = 110% of Vdd). This test has also been performed at +85°C and -40°C for which the results were similar to those at +25°C.

Figure 7: Measurement results from Voltage Variation Test at +25 °C




It becomes clear from these results that varying the supply voltage of Buskeeper PUFs does not influence the robustness of their start-up patterns (at any ambient temperature). With a noise level below 5% the Buskeeper PUFs are very stable at different supply voltages.

#### 4.5.2 Unpredictability evaluation

**Hamming Distance Test** When performing unpredictability tests, we are interested in finding out whether it is possible to distinguish between different devices given their PUF responses. This is required to make sure that unique keys can be derived from different Buskeeper PUFs. The first evaluation is performed by creating a Hamming Distance Test of the different enrollment patterns from the Temperature Variation Test using the FHDs between the different PUFs. This results in a distribution of FHDs that can be approximated as a Gaussian curve with an average value  $\mu$  and a standard deviation  $\sigma$ . To get an indication whether PUFs are uniquely identifiable, the value of  $\mu$  should be close to 0.5. In case of the tested Buskeeper PUFs  $\mu = 0.49015$  and  $\sigma = 0.007162$ . Therefore, this is a good first indication that these PUFs are uniquely distinguishable.

Figure 8: Hamming Distance distribution of enrollment data Temperature Variation Test



**Entropy Estimation** To estimate the entropy of Buskeeper PUFs, we use a compression algorithm (to estimate an upper bound) and calculate the min-entropy (which leads to a lower bound). The actual entropy of these PUFs will be somewhere between these boundaries. Context-Tree Weighting (CTW) is an optimal compression method for a stationary ergodic source, which we assume the PUF data to be. This algorithm can be used to check the ability to compress PUF response strings. The amount of compression will give an estimate of the upper bound of the entropy of our PUF responses. When the algorithm is capable of compressing the PUF responses, the responses do not have full entropy. This test was carried out by first concatenating all enrollment patterns from the Temperature Variation Test into one string. As can be seen in Table 16, very little compression is achieved by CTW. This indicates that only little non-randomness is present in these PUF responses.

Table 16: Results of CTW compression test

Original Size (bits)	Size after CTW (bits)	Compression ratio
192*8192 = 1572864	1553605	98.8%

Besides the compression factor, it is also possible to estimate the min-entropy of the Buskeepers. Min-entropy is the worst-case (i.e., the greatest lower bound) measure of uncertainty for a random variable. For this purpose we use the method that is described below (taken from appendix C of NIST specification 800-90).

Output values of binary sources have a probability of occurring  $p_0$  and  $p_1$  respectively (sum of these probabilities is 1). When  $p_{\max}$  is the maximum value of these two probabilities, the definition for min-entropy of a binary source is:

$$H_{\min} = -\log^2(p_{\max})$$

Assuming that all bits from the PUF start-up pattern are independent (which is plausible, since Buskeepers can be spread randomly over the entire surface of an IC), each bit of the pattern can be viewed as an individual binary source. For  $n$  independent sources (in this case  $n$  is the length of the start-up pattern) the definition below holds, which is a summation of the entropy from each individual bit.

$$H_{\min\_total} = \sum_{i=1}^n -\log^2(p_{i\max})$$

For our calculations we take the enrollment patterns that we have used during the Temperature Variation Test. These patterns are bitwise summarized to calculate a weight  $W$  per bit, which can have a value between 0 and the number of enrollment patterns ( $m$ ). Based on this  $W$ ,  $p_{\max}$  can be calculated for each individual bit of the start-up pattern:

$$\begin{aligned} \text{If } W_i > m/2: & p_{i\max} = W_i/m \\ \text{Else:} & p_{i\max} = (m-W_i)/m \end{aligned}$$

Based on these values for  $p_{\max}$ , the min-entropy of each individual bit (source) and the total min-entropy of the start-up pattern can be calculated using the formulas above. Finally, the average min-entropy per bit of a memory is calculated by dividing  $H_{\min\_total}$  by the length of the pattern  $n$ .

Figure 9: Min-entropy development over the number of enrollment files (m)




Figure 9 displays how the average min-entropy per bit of the Buskeepers develops over an increasing  $m$ . It can be seen that after using 192 devices for this min-entropy test (the total number of instances measured for this paper), the average min-entropy per bit is 0.82 and still rising. This means that the values found by this test are conservative estimates, since these values would increase with more devices. From the results we conclude that the entropy of the tested Buskeeper PUFs is a value between 0.82 and 0.988 per bit.

## 5 Security evaluation

### 5.1 Reverse Engineering

#### 5.1.1 Package visual inspection

Three ASIC devices were used for reverse engineering analysis:

- One is used for cross-section.
- Two are used for deprocessing.

Standard front side chemical decapsulation does not keep device functionality because of Cu bonding wires. Indeed, hot nitric acid etches copper very fast.

To avoid this problem and maintain device functionality, a backside preparation is selected for EMMI attacks. Backside opening is done by mechanical polishing with the ASAP machine.

For reverse engineering, packages are plunged into hot nitric acid and the stand-alone chips are retrieved.

Figure 10: Package top view





Figure 11: Package after front side decapsulation.



#### 5.1.2 Cross section by FIB

A cross-section was performed by Focused Ion Beam (FIB) to characterize the process used and to adapt the deprocessing method to the device under test. This cross-section was localized in SRAM memory array.

The ASIC process is characterized by:

- Full planar technology.
- 10 metal layers: M10 layer is Al and M9 to M1 layers are Cu. M10 level is only used for pads. M9 Cu layer is very large, whereas M8 to M1 are thinner.
- One poly level for transistors gates. Minimum poly gate width is measured  $\approx 65\text{nm}$  in good agreement with a 65nm technological node.
- Vias are made with Cu.
- Contacts on active areas are made with TiW. Their diameters are around 100nm.
- Active isolations are performed by Shallow Trench Isolation (STI).

Figure 12: FIB cross-section in SRAM array. 9 Cu layers in this area.





Figure 13: Zoom on transistor gates. Gate width is measured around  $\approx 65\text{nm}$ .



### 5.1.3 Deprocessing

M10 and M9 layers

M10 level (aluminium made) is only used for pads.

The rest of the circuit has 9 copper (Cu) layers.

Large M9 Cu lines are only used for power distribution. The M9 layer obscures the functional blocks in the figure below.

Figure 14: ASIC general view trough passivation layer (M10 and M9 layers are visible). Chip dimensions and cross-section localisation.




Figure 15: Pad level (M10 layer in Al)





Figure 16: SRAM cells (M9 layer in Cu). Cross-section axis.



### 5.1.3.1 M8 layer

Few functional blocks start to appear at M8 Cu layer.

Most of M8 layer is used for metal fills.

Few M8 connections lines are present in the ring oscillator area. They are the first accessible internal signal lines available from top side analysis.

Figure 17: ASIC general view at M8 level.




Figure 18: Ring oscillator Power line and some active signal lines (thinner ones)





Figure 19: SRAM cells Only power lines and metal filling



**5.1.3.2 M7 layer**

Some functional blocks are visible at M7 layer: SRAM, arbiter and ring oscillator blocks are well defined. Ring oscillator seems to use M7 lines for driving useful signals. At M7 level, SRAM is still obscured with metal fills. Indeed SRAM cells generally need only three metal layers.

Figure 20: ASIC general view at M7 level.




Figure 21: Ring oscillator  
A lot of active lines over the area




Figure 22: SRAM cells only metal filling and via for power distribution




Figure 23: Ring oscillator. Useful lines at M7 layer.





Figure 24: SRAM cells. Metal fills at M7 layer above SRAM cells.



### 5.1.3.3 Next metal layers

According to:

- the few samples (only 2 samples)
- and the process complexity on the other hand (9 Cu layers, advanced 65nm process node, very thin metal lines and vias)

it was impossible to obtain a nice preparation of the underlying metal layers (M6 to M1) on the whole surface.

Indeed, because of the small thickness of layers, plasma etching times ( $\text{CF}_4 + \text{O}_2$  gas for removing inter-level dielectric) and chemical etching times ( $\text{HNO}_3$  acid for removing Cu layers) must be very short. An overrun of a few seconds can be sufficient to over-etch the underlying layers and destroy any structures of interest. It is well known that the main problem with Cu technology is chemical infiltration because both lines and vias are made with Cu (no chemical selectivity possible between vias and lines).

The only way to solve this problem is to determine the best etching times by experiment, resulting to the destruction of sample after sample to finally reach the objective (intact layers).

For this aggressive ASIC technology, at least one sample per layer (10 samples in total) and a huge amount of time are necessary to adapt the preparation method and fully expose each layer. It would be difficult to accomplish but in principle possible.

#### **5.1.3.4 Poly and active layers**

The poly layer was reached by plunging the second chip (which is still at passivation level) into HF acid. HF acid etches all nitride and oxide layers (passivation and Inter-Level Dielectric ILD) in few seconds or minutes. As a consequence, metal layers and vias were lifted. By controlling the etching time, poly layers could be kept on active areas. During this preparation, most contacts were removed but poly lines were still there.

All functional blocks are visible at poly layer. Looking at the floor plan, blocks are easily identified at poly level.

Since the process node is very thin (65nm), gate details are not visible by optical microscopy (even with a 150X objective). So, each block was inspected by Scanning Electron Microscopy (SEM) at high magnification.

Figure 25 : ASIC general view at Poly layer. Functional block identification.




Figure 26: Floor plan




Figure 27: Latch cell




Figure 28: Ring Oscillator. Succession of inverters (one inverter = one PMOS + one NMOS)




Figure 29: Flip-Flop cell




Figure 30: SRAM cell. Standard 6 transistors cell (see reverse in next paragraph).




Figure 31: Bus keeper




Figure 32: Arbiter. 12 transistors per cell (6 PMOS + 6 NMOS)





Figure 33: Active Core



#### 5.1.4 Reverse of SRAM cells

For doing reverse engineering of cells, we need SEM pictures at each layer (poly and metals) at the same magnification. Each layer must be intact, that is to say no via or line missing. Pictures of all layers are then superimposed and the electrical design is deduced.

In our case, we only have a SEM picture of cells at poly layer. At this layer we could identify:

- Each transistor of a cell,
- Bit Line (BL), Bit Line Bar (BLB), ground (VSS) and power (VDD) contacts.

This identification implies that the ASIC uses a standard 6 transistors SRAM cell. Its design is given below:

- 2 access NMOS transistors : N5 and N6
- 2 storage NMOS transistors : N1 and N2
- 2 storage PMOS transistors : P3 and P4

The memory effect is performed by a flip-flop composed of two inverters connected to each other. The first inverter is N1 +P3 and the second is N2+P4.

This flip-flop cell is selected by two access transistors N5 and N6. Their drains are connected to the Bit Line (or BLB) and their sources to the flip-flop. Their gates drive Word Lines signals (WL).

Figure 34: Reverse engineering of SRAM cells. Identification of transistors and active areas.





Figure 35: Deduced design of SRAM cells



### 5.1.5 Conclusions

As described in the previous chapters we did not perform a full reverse engineering task. The main limitation on this activity came from the technology used for the ASIC manufacturing. The device has been fabricated using a 65nm 10 metal layer technology. In order to make a complete sample preparation, more than 10 samples and several more months would have been necessary.

Nevertheless the partial reverse engineering performed allows highlighting some security issues.

The main observation we made deals with the capability from an attacker to identify which kind of PUF technology is used. Indeed some PUF technologies (mainly the ring oscillators and arbiters) require strong constraints in term of place and route to ensure that their final characteristics rely only on process variations and not on design. As a consequence they will be very easy to identify and localise on the final product. On the other hand, memory based PUFs will be much more difficult to identify. The SRAM based PUF will not induce any additional specific cells in the circuit since the same RAM will be use for normal operations. For Latch, Flip-flop or Buskeeper PUFs, they can be hidden in the whole logic and so be very difficult to identify.

## 5.2 PUF tamper evidence

One of the main claims of PUF security behaviour is that PUFs will respond to tampering such that any chip modification will cause a modification in the PUF response. The goal of this test scenario is to measure the real effect of tampering on the PUF response.

The test scenario is:

- 1) Measure the PUF response at T0 on normal operating conditions
- 2) Package opening (front side and back side on different samples)
- 3) Measurement of PUF response and comparison with initial data
- 4) Backside thinning (to around 50  $\mu\text{m}$ )
- 5) Measurement of PUF response and comparison with initial data

PUF tampering is performed by different steps:

- chemical for frontside opening
- mechanical for backside opening and Si thinning
- Fib milling for ultimate thinning

### 5.2.1 Package opening

Three UNIQUE ASIC devices were given for FIB attacks:

- One is used for front side opening
- Two are used for backside opening


### 5.2.1.1 *Frontside opening*

Standard frontside chemical decapsulation does not keep device functionality because bonding wires are Cu made. Indeed, hot HNO<sub>3</sub> acid etches Cu very fast.

Figure 36: Package top view



Figure 37: Package after front side decapsulation. (No more Cu wires)



For Cu wires, a new decapsulation system must be performed with HNO<sub>3</sub> at 10°C. This method needs lots of devices to find the good recipes.

In this case, it was impossible to work on a functional device with front side opening.

### 5.2.1.2 *Backside Opening*

To keep functionality, a backside preparation is selected for EMMI and FIB attacks. Backside opening is done by mechanical polishing with the ASAP machine.

The method to make a backside opening is described below:

- RX inspection of the device allows precise die localisation.
- Laser marking on package with SESAME for precise alignment
- ASAP package opening
- ASAP Cu lead frame opening
- Cleaning and SI precise measurement by PHEMOS (thickness device 225µm)
- ASAP Si thinning.

Figure 38: RX image for backside opening localisation





Figure 39: Package after backside opening.



Two devices are prepared for backside analysis.

*First device:* Package opening and substrate thinning up to a remaining 25  $\mu\text{m}$  of silicon

*Second device:* Package opening and substrate thinning up to a remaining 50  $\mu\text{m}$  of silicon

For those two devices the PUF response was measured at T0 on normal operating conditions and after package opening.

**First device (25µm thickness):**

Table 17: Comparison of PUF reading before and after backside opening and thinning at 25 µm

PUF response at t0	PUF response after backside thinning
<pre>-- DUMP FULL RO PUF 00, 000, 000000FF, 000000D3 01, 000, 000000FF, 000000D2 ..... -- DUMP LATCH PUF 1 CF77D5EBFEC7DBBC78F5BDD6FFF17FB37FCDBB3FFE53 B76EBB53BA77FFFE7C3F FB94F473FD6BB3BDABF47ADEF7FBF77FFBF1EDFFFAFB A6EEFD7F5BFEBB7BBFB ... -- DUMP SRAM PUF 4 5F53552601AA507CFFE927C21193E0B84FFAFC38BA425 D7DD0EF66D348E7C019 E2F2DD920DB124CE90FB7E05FEA344D10DFFB7E7B890 D86EB5226F364968286E ..... -- DUMP DFF PUF 1 E519ED13FCFAF5866C5AEF4FE6717BA873F0AE94F7E49 B3775F1BF1EFE7E297F E66D7F4EF191FEF7DE737D3F91955B785F2EF73AA4B11 F1EFC7FE279BCCDFD1E ... -- DUMP ARBITER PUFs  54018A25 ..... -- DUMP BUSKEEPER PUF 1 97EB72FD873E3E6D988518D6CE74F7931F7D741FAE7E 55112CE09870CFA3323C D40DD554E86EA3B81357D5AC08986F6D44C80FDBAE0F 5A32A7621AB78495CC6C</pre>	<pre>-- DUMP FULL RO PUF 00, 000, 000000FF, 000000D3 01, 000, 000000FF, 000000D1 ..... -- DUMP LATCH PUF 1 CF7750EBFEC6D3BC78F59DD7FFD16A937FADBB3 D3E53B76EBB73B876FFFE743F FB957473FD6BB3BDBFFC7ADE5F79FF77FFAF16DF FBBFB87FEFD7F526EBB79BFA ... -- DUMP SRAM PUF 1 356045ACF13495C6A3E372DEC74E78D71D606F0 73D48DF81ECBEF136764B60BB 35FFC6262B6B85148574CA19375648C34262F353 5D36C2C124BF65B43AB6E9AB ..... -- DUMP DFF PUF 1 EF9DFD73FCFAF7CEEC5AE74FE7773BA87BF08E94 E7E49B3775F9BFFEFE7EAB7F F6E9FF4EF197FEF7DE7FFD3F9B955BFB5F2EFF3BA 5F7DF1EFD7FE279FCCFFF5E ... -- DUMP ARBITER PUFs  1401CA34 ..... -- DUMP BUSKEEPER PUF 1 87AB72FD072E3E6D989508D6CE9476931F5D701 EAA3C551124E0B870CE23222C 500DD550E84E23381151D5AC08886E4D40480ED BAC075A30A7621AB40005CC4C</pre>

**Second device (50µm thickness):**

Table 18: Comparison of PUF reading before and after backside opening and thinning at 50 µm

PUF response at t0	PUF response after backside thinning
<pre>-- DUMP FULL RO PUF 00, 000, 000000FF, 000000D5 01, 000, 000000FF, 000000D4 ..... -- DUMP LATCH PUF 1 F79A1DFFFD7FDEEDF571FC7BBEFFDDBFD5DFFB6FEFFF4 6E5DDB414BFBDE737FF F7FDD377F6FFCE9FF1CEFBFEDCDB4CFF73F37B2B67FBE DB7FDE7BB3DFE7FB7C7 ... -- DUMP SRAM PUF 4 72BA3C3B1302539FB0F44479A7B7F4CA81E0C9FCE158B 8B2535D242EF4F5C2FB F14460595FD61D79013E303851FC98AABA9A145BFCA7 F5B5EB31F925846451CF ... -- DUMP DFF PUF 1 C1623EC1110347B804FC51F472C647060792915511BB8 06CB8B0410D08F989A4 17D198454B564D408AC637C671736856A88657FB2A28 64544A7A81F977365835 ... -- DUMP ARBITER PUFs  00002212 086451A9  ... -- DUMP BUSKEEPER PUF 1 086451A9CE62F635A43867957C678A70500EAA0CC149 45E6D47E82F51D5A059C C0552A0BF2213220394298B00999488011153E18D53CC 03441082A9B94F5524A .....</pre>	<pre>-- DUMP FULL RO PUF 00, 000, 000000FF, 000000D5 01, 000, 000000FF, 000000D4 ... -- DUMP LATCH PUF 1 F79ADDFFD3FCEEDF571FC7BBFFFFDBEF5DFFB6F EFFF46E5DDB424BFBDE737FF F7FDD377F6FFCE9FF1CEFBFEDCDA4CFF73F37B2B E7FBE9B7FD679B3DFE6FB7C7 ... -- DUMP SRAM PUF 4 6AFA383B130253DFB8F44479A7B7F44A80E0C9FC E15DB9B2535D242AF4F582FB F164605D5FD61F79013E303859FC98AABC9B945B FCA7F1B5EB307927846459CF ... -- DUMP DFF PUF 1 CBF37EFBB9EBC7BCB4FCB7FFFFD7FFE727B2DFFD 7DBB5B7FBE95C12F2AFBB9A4 1FD3FE714BDF5DEEFF73FF67773EBD6FEDFDFFB FF2A6F5F6F7BCFFFF3E79FD ..... -- DUMP ARBITER PUFs  08002211 086459A9  ... -- DUMP BUSKEEPER PUF 1 086459A9CE42FE35A43867955C278A70104EAA0C C14945E6DC5E82F51D5A059C D0552A4BF221222019C29890099948C011153E18 D53CC03449082A9B84F5524A</pre>

To conclude our analysis, it can be noted that for the two devices analyzed, RX inspection, SESAME laser ablation and ASAP Si thinning did not change the PUF response.

**5.2.1.3 Backside Fib ultimate thinning**

The OPTIB from DCG System is a Focused Ion Beam especially developed for frontside and backside design modifications. The Ion beam is assisted by different gases which allow milling selectivity:

- X2F2 for oxide and silicon milling
- I2 for Aluminium milling
- NH3 for copper milling
- Pt for metal deposition
- SiOx for oxide deposition

Frontside modifications are not presented in this part because of the difficulty to prepare a sample (Cu wires).

Indeed only backside ultimate thinning are presented on three different places of the device. Ultimate thinning means that on a 200µm\*200µm box the Si thickness is less than 4µm; this allows to see the actives layers by transparency. This is the last step before setting test points / performing design modifications with FIB.

**5.2.1.3.1 FIB ultimate thinning on the RING**

The device is prepared by mechanical thinning first up to a thickness of the sample's bulk of 25µm.

The response of the PUF is measured first after ASAP thinning and for a second time after FIB milling.

Figure 40: Floor plan ASIC for FIB box localisation





Figure 41: Backside laser image for FIB box localisation



The images below show the process of a FIB backside ultimate thinning:

The FIB contains different filters which allow seeing by transparency the structure under the Si. Photos bellows show ionic and optical image of the ring. This step is to clean the Si surface by 6 cycles of Ion milling and I2 milling.

Interference fringes indicate the topography of the surface and the thickness of the Si.

Figure 42 : FIB image of the 200 $\mu\text{m}$ \*200 $\mu\text{m}$  Si surface on the ring





Figure 43 : FIB optical image of same zone: 1000nm filter allows to see by transparency the structure of the ring



After 35 min Ion milling assisted by X2F2 gas, the interferences fringes appears with the 500nm filter (means that Si thickness is less than 4  $\mu\text{m}$ ) and the structure of the die begins to appear on optical image through the remaining silicon even on visible light (500 nm optical filter).

Figure 44 : FIB image of the 200µm\*200µm Si surface of the ring ( structure appears)





Figure 45 : FIB optical image of same zone :500nm filter allows to see by transparency the structure of the ring



Next step is oxide deposition which allows trench protection but also reveals nwells.

Figure 46 : FIB image of the ring ultimate thinning after oxide deposition





Figure 47 : Optical FIB image of the ring ultimate thinning



The PUF response is measured after FIB milling and compared with measurements after ASAP thinning.

Table 19: Comparison of RO PUF reading before and after FIB ultimate thinning

PUF response after asap milling	PUF response after FIB backside thinning
<pre>-- TEST CODE : -- DUMP FULL RO PUF 00, 000, 000000FF, 000000D3 01, 000, 000000FF, 000000D1 02, 000, 000000FF, 000000D5 03, 000, 000000FF, 000000D5 04, 000, 000000FF, 000000D3 05, 000, 000000FF, 000000D1 06, 000, 000000FF, 000000D2 07, 000, 000000FF, 000000D2 08, 000, 000000FF, 000000D3 09, 000, 000000FF, 000000D4 10, 000, 000000FF, 000000D3 11, 000, 000000FF, 000000D3 12, 000, 000000FF, 000000D3 13, 000, 000000FF, 000000D5 14, 000, 000000FF, 000000D0 15, 000, 000000FF, 000000D2 ..... 00, 255, 000000FF, 000000D0 01, 255, 000000FF, 000000D1 02, 255, 000000FF, 000000D1 03, 255, 000000FF, 000000D3 04, 255, 000000FF, 000000D2 05, 255, 000000FF, 000000D3 06, 255, 000000FF, 000000D4 07, 255, 000000FF, 000000D5 08, 255, 000000FF, 000000D4 09, 255, 000000FF, 000000D3 10, 255, 000000FF, 000000D2 11, 255, 000000FF, 000000D4 12, 255, 000000FF, 000000D4 13, 255, 000000FF, 000000CF 14, 255, 000000FF, 000000CF 15, 255, 000000FF, 000000D0</pre>	<pre>-- TEST CODE : -- DUMP FULL RO PUF 00, 000, 000000FF, 000000D2 01, 000, 000000FF, 000000D2 02, 000, 000000FF, 000000D4 03, 000, 000000FF, 000000D5 04, 000, 000000FF, 000000D3 05, 000, 000000FF, 000000D1 06, 000, 000000FF, 000000D1 07, 000, 000000FF, 000000D2 08, 000, 000000FF, 000000D3 09, 000, 000000FF, 000000D3 10, 000, 000000FF, 000000D3 11, 000, 000000FF, 000000D2 12, 000, 000000FF, 000000D2 13, 000, 000000FF, 000000D5 14, 000, 000000FF, 000000CF 15, 000, 000000FF, 000000D2 ... 00, 255, 000000FF, 000000D0 01, 255, 000000FF, 000000D1 02, 255, 000000FF, 000000D1 03, 255, 000000FF, 000000D2 04, 255, 000000FF, 000000D2 05, 255, 000000FF, 000000D3 06, 255, 000000FF, 000000D4 07, 255, 000000FF, 000000D5 08, 255, 000000FF, 000000D4 09, 255, 000000FF, 000000D3 10, 255, 000000FF, 000000D1 11, 255, 000000FF, 000000D4 12, 255, 000000FF, 000000D4 13, 255, 000000FF, 000000CF 14, 255, 000000FF, 000000CF 15, 255, 000000FF, 000000D0</pre>

The observed variation does not overcome one bit and is comparable to the measurement noise observed when making the same measurement twice on a fresh device.

To conclude, the ultimate thinning on the ring does not change the PUF response significantly.

**5.2.1.3.2 FIB ultimate thinning on the SRAM2**

The same process as outlined in section 5.2.1.3.1 is done on the SRAM2. The pictures below show the results: the same device is used to find if there is a limitation in the number of FIB trenches.

Figure 48 : Floor plan ASIC for FIB box localisation




Figure 49 : Backside laser image for FIB box localisation




Figure 50 : FIB image of the 200µm\*200µm Si surface of the SRAM2





Figure 51 : FIB optical image of same zone: 1000 nm filter allows to see by transparency the structure of the ring



After 38 min Ion milling assisted by X2F2 gas, the interferences fringes appears with the 500nm filter (means that Si thickness is less than 4 µm) and the structure of the die becomes clear and begins to appear by transparency on FIB image.

Figure 52 : FIB image of the SRAM2 ultimate thinning after oxide deposition





Figure 53 : Optical FIB image of the SRAM2 ultimate thinning



The PUF response is measured after FIB milling and compared with ASAP thinning.

Table 20: Comparison of PUF response before and after backside opening and thinning at 50 µm

PUF response after ASAP milling	PUF response after FIB backside thinning
-- DUMP SRAM PUF 4	-- DUMP SRAM PUF 4
5F53152225AB407CFDE926421103E8FC0F72FC38BA425	5F53552601AA507CFFE927C21193E0B84FFAFC38BA425
D7DD0AF62D308F7C059	D7DD0EF66D348E7C019
E6F2DCD20DB124CF90FB7E05FEE304D90DFE37E3B898	E2F2DD920DB124CE90FB7E05FEA344D10DFFB7E7B890
D86AB5227F064A78AC4E	D86EB5226F364968286E
1E7CCEB20825144DDE8BEF34BFB815D748CBD4FD4A59	1E7CDEB208213465DA8BEF14BFB811F540CBD47D4A49
A4161EE56B3931FA71F7	A4161EA76B38317A74F7
EEBFFAFF12E3BDC7D3055C2496F3966EDF325C0EDE1C0	EE8FFAFF52F7BEC3D315552484F3966EDF323E1EDE1E0
CE9DE5115EDD117D6D4	CE9CA4115ED9117D6D4
FB9CD83B44DD20007FD9DD989BBE6D4B47237E061E9B	FF9CD83B44D620007FD0ED989B3C6D4B47237E061E9B
B962A46B795908762D44	BA62A06B7B6908762D44
C55085298006C4E1DE94842937314C4826208C0263B43	C49085298106D4E34E948C2B27334C486230AC0263F4B
FB731760091E4723F85	F3731760091E47A3F85
D168A91965FDD0C15186746737AC5F548732E332F2126	91408B1B65FD70C15006746737A45F748797E312E2126
95FE3E7F44C53B0B6B8	9F7E3E7F46C56F0B6B8
EBFB5D773A07C5FDA060577834A2D516799754F219BA7	EBFA5F777A07C5FFA060457824A0D556798754F218BAF
F8FAB334DFAF7D61DF1	E8FAB336DBA73D699F1
A9FBDFAF75BD1374464C612E55E1632D58E642F09DA6C	A9FBDFEF7FBD1372474C61EE55E3673D58EA42F89DB6C
8FE5282C57E8DEC528B	EF5282C16E8DEC528B
7CAD87AFD85AD57D446AFCFEF05D2E100D9CBB22F501	7CA787AFD8DA515D446AFCFEF05D2E100D98AB22F501
68A29ED787BEEE559695	68A296D787BEEE559695
8C11540B8854528F58B1000827497F745D143AC8C240F	8C11540B8014528F58B1000827497F605C103ACAE240A
A2F51B6297D8E05FFEF	A2F41B43B7D8E05FFEF
16C51153D1511F683E3965186C51D4903B66A07C19DD	1685115391511FE83E7965186451D4901A26207C194D5
5F7C65545DD1EB87DFBF	F6C2D545D51EB879FBF
523BF699904628BBB4E06EA5A354ACEE128017725CECA	523BF699904E2ABB94E86EA7A154B4AE12A017725C6DA
A6F9E9783BD9A25115B	E6F9E9783B99A2515DB

To conclude, ultimate thinning on the SRAM2 does not change the PUF response and the fact that there are two ultimate thinnings (SRAM2 +RING) also does not modify the result.


**5.2.1.3.3 FIB ultimate thinning on the LATCH**

The same process as outlined in section 5.2.1.3.1 is performed on the LATCH. Pictures below show the results:

A new device is used. Its Si thickness is more important than for the previous device (50µm).

Figure 54 : Floor plan ASIC for FIB box localisation

Figure 55 : Backside laser image for FIB box localisation



Because of the thickness of the device (50µm instead of 25 for the first device), it is more difficult to see through the substrate even with IR filters and the ion milling process assisted by X2F2 gas is longer. (80 min instead of 35 min). The FIB box was reduced to a 100µm\*100µm box. Moreover, the structures are too small to see them accurately by transparency.

Figure 56 : FIB image of the 100µm\*100µm Si surface of the LATCH




Figure 57 : FIB optical image of same zone: 1000 nm filter does not allow the structure of latch to be observed because of the structure size much smaller than used wavelength.




Figure 58 : FIB image of the LATCH ultimate thinning after oxide deposition





Figure 59 : Optical FIB image of the SRAM2 ultimate thinning



It was impossible to conclude testing for ultimate thinning on the LATCH because the device was no longer functional. The fact is that in the LATCH area, because of the structure size, the difficulty was to stop before Si opening and before the ion beam touches an active surface.

More investigation would have to be done in this zone during further research.

Figure 60 : FIB image of the LATCH ultimate thinning after oxide deposition





Figure 61 : Si opening on active structures



#### 5.2.1.4 Test point deposition on a contact (RING zone)

Once the backside thinning and the oxide deposition are done, the goal is to open a zone into active structure to deposit PT on a contact in order to allow the internal signal to be probed.

Figure 62 : FIB trench on the RING





Figure 63 : Opening trough Si to active structures



After Si opening, the device is tested but not functional anymore.

Our results suggest that maintaining device functionality after carrying out FIB operations is difficult at this technology node and process complexity.

*Remark:*

These tests did not allow definitive conclusions about the intrinsic tamper-resistance of PUFs. Indeed, on each attempt we were confronted with process issues before observing any impact on the PUF answers. Nevertheless, we performed deep backside sample preparation on 2 samples across 3 kinds of different PUF structures without any visible effects on the PUFs answers.

## 5.3 Side channel analysis

### 5.3.1 General Observation

The first side channel test will consist of analysing/observing the current consumption and/or electromagnetic emanation of each PUF to see if they present any significant signature. This kind of signature, if present, can reveal the presence of a PUF function which is in and of itself valuable information for any attacker.

In order to make this analysis each PUF function has been operated only in a first step to characterize its signature. Then we tried to identify when a specific PUF is used while other PUFs or an internal noise generator are working.

A preliminary test was performed in order to compare the noise level with and without Active Core. To do this a trigger was generated before the communication process between the FPGA board and the UNIQUE ASIC. The results of this test can be found in Figure 64 and Figure 65.

Figure 64: Ring Oscillator PUF response without Active Core






Figure 65: Ring Oscillator PUF response with Active Core




Then a second trigger was generated before each PUFs operation in order to locate and characterize the signature of each PUF response. However, due to the very low power consumption level of the 65 nm technologies, no distinguishable current signature was detected. This lack of information makes any further power analysis attacks quite impossible. Indeed Simple Power Analysis does not permit to clearly identify the targeted internal operations such as memory reading and/or running of ring oscillator. We did not identify any DPA (Differential Power Analysis) attack scenario. The only interesting activities appear during the communication process. These activities correspond to a PUF response. The different PUF responses are detailed in the following table.


Table 21 : SPA trace of each PUF response during the communication process




**ARBITER PUF**




**BUSKEEPER PUF**




**DFF PUF**



**LATCH PUF**



**SRAM PUF**



**RING OSCILLATOR PUF**


However these results do not permit to perform a complete power consumption attack on the UNIQUE ASIC. Indeed as mentioned above, the only visible signals are linked to the activation of I/O pins. The current variations induced by PUF activation are fully hidden by the noise and we did not succeed in identifying any point of interest during PUF activity. This limitation is due to two main factors. First the PUF activation is done from the external FPGA and no internal timer is used so the influence of external IO for the activation induces additional noise during PUF activity. The second main point is directly linked to the very low power consumption of the process. During the activation of a single PUF there is only a few internal cells activated and their contribution on power measurement is very small compared to the noise level.

### 5.3.2 Ring Oscillator based PUF characterization

For ring oscillator-based PUFs the knowledge of the free oscillating frequency of each ring can be very useful for an attacker. In this case a deeper study has been carried out to see if we can characterize each oscillator and find out when each oscillator is used. We tried to retrieve which oscillator is activated through the characterization of its signature. To carry on this activity, we tried to use Electromagnetic analysis (EMA) instead of power analysis. Indeed we see in the previous chapter that the current consumption was not suitable due to the low signal to noise ratio. In addition, EMA analysis permits to have higher bandwidth for the acquisitions which is required for the targeted analysis (comparison of free running frequencies of RO).


In the same way the power consumption was observed but due to the very low power consumption level of the 65 nm technologies, no distinguishable Electromagnetic activity was detected and only some noise appeared.

Figure 66 : EMA - Ring Oscillator PUF EM emanation (with AC)



As for the SPA, the only interesting activities appear during the communication process which correspond to a PUF response. A Ring Oscillator response example is shown in the following figure.

Figure 67 : EMA - Ring Oscillator PUF EM emanation




However these results do not permit to characterize oscillators and find out when the oscillators are used. The only visible activity was found during data exchanges between the FPGA and the ASIC. We did not succeed by spatially scanning the ASIC to find a position where the ring oscillators' activity was measurable. We tried to make some FFT analysis on the acquired waveforms for different RO activations but did not see any differences on the obtained results.

## 5.4 Light Emission Analysis

### 5.4.1 General activity

The preliminary measurements have been performed to observe the general activity of the UNIQUE ASIC. To observe the light emitted, the chip needs to be opened from the backside. For the backside package opening, the silicon substrate is mechanically thinned down and polished to a thickness of 25  $\mu\text{m}$ . Indeed the thinning is necessary to decrease the absorption rate of the silicon substrate and also to maximize the generation of photo carriers in the silicon. Then a backside laser imaging has been performed as shown on Figure 68.


Figure 68: Backside laser imaging compare to ASIC floor plan (D2.2 – 5.6)



The photons emitted can be collected by a specific device equipped with a high sensitivity photon sensor mounted on the optical axis of a conventional microscope. Due to small transistor size and high silicon doping of the 65nm technology, at normal power supply voltage, the photon emission is at a maximum in the 900 nm - 1100 nm range. In this spectral range InGaAs detectors have the best quantum efficiency. In order to perform our experiments we used PICA TriPHEMOS equipment able to acquire time and spatial information about the emitted photons.

Prior to any acquisitions, the light emission activity induced by the active core needs to be localized in order to have a reference mapping of the emitted light. This is done by a static scan, consisting in acquiring the light emitted during 1 minute in order to obtain photon cartography of the whole ASIC. The results of this test can be found in Figure 69.

Figure 69: Reference light emission activity (AC core ON)




It can be seen in this Figure that the light induced by the active core corresponds to the AC core scheme on the floorplan.

#### 5.4.2 SRAM PUF activity

The SRAM PUFs have been activated in order to establish whether it is possible to measure the initial state of an SRAM cell at power on. By cycling the power of the chip between VDD and 0V one can expect to see differences between cells that exhibit preponderantly a 1 or a 0. The acquisition was performed during 120 seconds in normal voltage configuration (the same acquisition was performed in over-voltage configuration to increase light emission). The results can be found in Figure 70.

Figure 70: SRAM PUF light emission activity (with AC core ON)












We can see on this acquisition that SRAM PUFs do not emit light therefore it is impossible to distinguish a 0 or a 1 and read the initial state of the SRAM.

To confirm the previous results a second series of acquisitions was performed. This second series consisted of looping Read/Write cycles on all the addresses of the 4 SRAM PUF with an alternate pattern [0x00 / 0x55] during 120s. This alternation is needed to force the memory cells to reset. When reset cells switch to 1, light emission should occur. Indeed, light emission only occurs during cells transitions when the transistors operates in saturation mode and some carrier are heated when crossing the pinch off area. The same kind of acquisition was performed on 1 address of the SRAM PUF 1, 1,280,000 times. In both case we were not able to collect photons above the RAM area neither the RAM interface. A possible explanation can be that the actual frequency of the RAM access were too low due to communication delays between the ASIC and the FPGA.

### 5.4.3 Ring Oscillator PUF activity

For this test the RO PUFs were activated with the goal of identifying the location of each RO. For ring oscillator-based PUFs the knowledge of the free oscillating frequency of each ring can be very useful for an attacker. In this case a deeper study will be carried out to see if we can characterise each oscillator and find out when each oscillator is used. This attack could lead to the leakage of the full raw data set of ring oscillator PUFs. The results of these acquisitions can be found in next table.

Table 22: RO PUF light emission activity - RO position

		
RO_PUF <b>batch 0</b> RO 200_5x_60s	RO_PUF <b>batch 7</b> RO 200_5x_60s	RO_PUF <b>batch 14</b> RO 200_5x_60s
		
RO_PUF batch 4 <b>RO 0</b> _5x_60s	RO_PUF batch 4 <b>RO 4</b> _5x_60s	RO_PUF batch 4 <b>RO 14</b> _5x_60s
		
RO_PUF batch 4 <b>RO 50</b> _5x_60s	RO_PUF batch 4 <b>RO 150</b> _5x_60s	RO_PUF batch 4 <b>RO 250</b> _5x_60s

We can see on this table that the acquisitions allow identifying each batch and each oscillator of the RO PUF. Thanks to these results it becomes possible to recover the physical architecture of the ring oscillator PUF.

## 5.5 Fault Injection

### 5.5.1 Preliminary test

A preliminary test was performed in order to measure the fault injection sensitivity of the unique ASIC. To do this, a laser scan was performed on the whole chip during an SRAM PUF enrolment/reconstruction process. Laser scanning of the SRAM area during enrolment caused subsequent reconstructions to fail.

### 5.5.2 SRAM PUF

Fault injection can permit setting or resetting some memory nodes. This technique and mainly a safe error approach can permit the retrieval of the initial value of a PUF if an attacker is able to independently set or reset each of the memory cells involved in the PUF.

The attack must be composed of the following steps. First, set the memory cells to known values. Then scan the chip surface (backside) with a laser. For each position send a laser pulse then read back the content of the memory to check for a potential switch of the previously stored value.

Once the setup was done, a measure campaign is performed on SRAM based PUFs 1, 2, 3 and 4. For each measurement the following parameters were modified: laser power, pulse width, repetition frequency. A spatial scan was done to test different parts of each SRAM. The results of the fault injection on SRAM3 can be found on Figure 71.

Figure 71 : Fault injection on SRAM3

SRAM_PUF_meas_REF.log	SRAM_PUF_meas_LASER08.log
1031 -- DUMP SRAM PUF 3	1031 -- DUMP SRAM PUF 3
1032 04DCFB54F4B738E70BB4D1B928212EAC0E831D29B122AA3799F5DF52D8E0D87D	1032 DE97FB54DE9738E7DE97D1B9DE972EACDE971D29BDE978035DE979F52DE97D87F
1033 73454E9132B98A7D12B2D17690A774CB038E0F3BC243772F2851D37B1A247E2D	1033 DE970E93DE978A7DDE97DAF6DE9774CBDE978B3BDE977F72DE97D37BDE977E2C
1034 E94842938CD836B1092A17F6230D58FC46E40EFA86107CB71A3F5494FAB7966	1034 DE970292DE97DB6BDE97B1FFDE979D8ADE97740AFDE970D83DE97E549DE977966
1035 F2E80772AAF0357FF3282A1726189B20ADF2A63A9701BFF88223D61BCAFCDE2A	1035 DE972772DE97357FDE978D71DE979B20DE97E488DE97BFF8DE97D61BDE97DE60
1036 32B7FDE1F2A38448C20D960321631FC1E1D8EFFE56CABB258909A73AFC581C3A	1036 DE97FDE1DE978448DE979463DE974BC0DE97CFFDE97BB65DE97AF3ADE971C3A
1037 1F9B6356CB84B72F30FC269A0D7CEE5E4714919D07D8D81C85035CFD8F9BFC20	1037 DE977356DE97B62FDE972E9ADE976EDE97919CDE97F83CDE97D7DDE97FC20
1038 C3FB4E7DA44A751D85DFB7756E0C2F3C26D41BBF0667CFE89987227ABD27479	1038 DE974E6DDE97751DDE97775DDE972F7CDE971BBFDE97CFFDE977227DE973479
1039 6C8349B008B418AA868C6B5CA2E43D7763DA5614B25491B351A17FC200C33855	1039 DE9749B0DE9798ADE976B5CDE976D77DE975614DE9791B3DE977F86DE973855
1040 ABAEFD8AA887BB614F8B6A8C8799315AB8D1E633760D7940601EDEA4230EF1	1040 DE97FDBADE9778B6DE97B6ADE979931DE97D1E6DE978D78DE970EDDE970E1
1041 458887C7543D6B0D2C8EF42F0112F5C8CDCEBB695D6452C93369FF710A3D5FB	1041 DE9787D7DE974B0DDE97F42FDE97B5C0DE97EB96DE97452CDE97BFF7DE97D5FB
1042 2FCD4E5747AEA1C71602317E8C44A3F3C8DDA2CC11A0AFB42FACBD726B19F5D0	1042 DE97CE47DE9781C5DE97317EDE97A7F3DE97A2CCDE977AFB4DE97BD72DE9777C0
1043 0293039F4C721E6C71D5A972A2CF74DAD01695444B6E97C5C57388F9468EC23	1043 DE97039FDE971E7CDE973972DE9774DADDE971344DE97B954DE97388FDE97E4A3
1044 260646D708857FF585BA789F053A4745E80C7BEFB20D631B7333E8B4A010A532	1044 DE9746D7DE9777F4DE97789FDE974505DE973BFFDE97635ADE97E8B4DE97A132
1045 7E408F3FDE223895F230945A5215F652C253BE490BC92E2A58FEC3CA914CFE4	1045 DE97C73FDE973895DE97944ADE97F652DE97FE49DE972E92DE97EC3CDE97EFE4
1046 6EEDEB35771E268AD854DC9EE4E3B474C400EA4E823A4B03D811E91C3AEAFCD	1046 DE97EA35DE97268ADE97DC9ADE97BEC74DE97EB4E974B03DE97E91CDE97F0BD
1047 1A647875662A7F075894C4F9CC5B805693A5D508FC8C2FECF68DDAB20452C75	1047 DE977875DE977787DE97E0F8DE978056DE97F51CDE97CBFE97DDABDE977C75
1048 2B22676505804FF710CCD6562D99ACD64DF36EA76938C74FB0652F29F4FFF23	1048 DE976765DE974DF7DE979656DE97ACDE97A6EADDE978C70DE9752F2DE97FF23
1049 1909BF63083288F54177FFB5ECCBF42F5835727C1850DF690C2F40F2AA497EEO	1049 DE979F6BDE979975DE97E9BF7F42FDE977274DE97D68DE974CF2DE977EEO
1050 65C0A7AE6B1FD940ACC2E838427DC80E23577F791665E69F3417565E2D9FCF7	1050 DE97A6A6DE97D840DE97ED38DE97C80E97F5F9DE97E697DE975E5FDE977FC3
1051 A50914DBFF262DFAE741DE5AB056B0A62FD4664D5BBCC0FA082CFE6B65CDFD9D	1051 DE9714CBDE972DFE97DE5ADDE9730E4DE97764DDE97780F0DE97FE6FDE97F59D
1052 D871FF1FC7B4B52C22F2AAEA6543DAA2C27848B5DEABE186B68167A41D740FE60	1052 DE97FF1BDE97B7A4DE977AAE97DAA2CDE979B4DDE9771863DE977A41DE97FE62

We notice that the SRAM PUF seems to be sensitive to the fault injection. Indeed half of the data length read is stuck at 0xDE97 value. A second interesting result on SRAM2 is shown on Figure 72.

Figure 72 : Fault injection on SRAM2 during SRAM dump

```

SRAM_PUF_meas_REF02.log | SRAM_PUF_meas_LASER02.log
-- DUMP SRAM_PUF 2 | -- DUMP SRAM_PUF 2
20 AB9D62F4111D70CB3906958B2DEC557B1095B6FD763F5B3FE2695534055E3F80 | 20 AB9D62F4111D70CB3906958B2DEC557B1095B6FD763F5B3FE2695534055E3F80
21 D2DAD10B81A5B72C393E2A4B04454BBB52C9B7CE33DD76AAB2EF5479358309E6 | 21 D2DAD10B81A5B72C393E2A4B04454BBB52C9B7CE33DD76AAB2EF5479358309E6
22 BBB56654D00F52E06D215EA1713F8B5212369F7A2098ED8870C7FB7C0C63ECA | 22 BBB56654D00F52E06D215EA1713F8B5212369F7A2098ED8870C7FB7C0C63ECA
23 AB053FA38F61FEFD4A50679C0213DE6BE17323BFD8A2C67DA6A67E233FECADE | 23 AB053FA38F61FEFD4A50679C0213DE6BE17323BFD8A2C67DA6A67E233FECADE
24 8ECE2B6FD87A3B1DB8305D31C682934A1F606BBD2292FFF74706DB3BB945F274 | 24 8ECE2B6FD87A3B1DB8305D31C682934A1F606BBD2292FFF74706DB3BB945F274
25 F45DE23DC45BE7449FBF3586D251A3DE5562D775B12E84EEDBCAD2EE2DB6AC13 | 25 F45DE23DC45BE7449FBF3586D251A3DE5562D775B12E84EEDBCAD2EE2DB6AC13
26 9548EE89231A027F069444AA7E940744C64662510EC30DF63C48904CDDC7D7F | 26 9548EE89231A027F069444AA7E940744C64662510EC30DF63C48904CDDC7D7F
27 OC46959300537EC7080C8BF69A10EBB47503889F206F556177713A0C6E88CFD7 | 27 OC46959300537EC7080C8BF69A10EBB47503889F206F556177713A0C6E88CFD7
28 8C2CDBD188F4E5018D233DC46E37678AC08F0EA8B8ACB7031D9F0CD6EAC37AD | 28 8C2CDBD188F4E5018D233DC46E37678AC08F0EA8B8ACB7031D9F0CD6EAC37AD
29 C150546AB1657E59C3122F26C04A4831869DEB9FD212CBFF99E46FBDCOFF96C2 | 29 C150546AB1657E59C3122F26C04A4831869DEB9FD212CBFF99E46FBDCOFF96C2
30 259ABE41FAEF7FA6D5CC8AA03D45A7F4A2DBFB40A6D53E1B00F4DC7DE705CF | 30 259ABE41FAEF7FA6D5CC8AA03D45A7F4A2DBFB40A6D53E1B00F4DC7DE705CF
31 2C86ECE451331CD5174D6FDD26C67FC0B338C53FF966838F5D27915832A8166F | 31 2C86ECE451331CD5174D6FDD26C67FC0B338C53FF966838F5D27915832A8166F
32 B8294CFC6C7DB3C7FFCD37E685BB643FED2173054812DFD5C510E85608BB7D | 32 B8294CFC6C7DB3C7FFCD37E685BB643FED2173054812DFD5C510E85608BB7D
33 D10AB9558A2AC6EC2AD09418B22086EAABCDB0A6728D6433754609A17609F87 | 33 D10AB9558A2AC6EC2AD09418B22086EAABCDB0A6728D6433754609A17609F87
34 2E991DE7602EEB76275C524846B127553D25BB7E14C8AA749328F3B6227E2D55 | 34 2E991DE7602EEB76275C524846B127553D25BB7E14C8AA749328F3B6227E2D55
35 8BE1848DBB043A1E0AC5AA4B8876B535007F2FC58A59A2E5B9C2DF3158B7F7 | 35 8BE1848DBB043A1E0AC5AA4B8876B535007F2FC58A59A2E5B9C2DF3158B7F7
36 CD0B528D9A139CAE7F14B7D5C927597AE2701C7C20B9A94D33A5134F019F24E | 36 CD0B528D9A139CAE7F14B7D5C927597AE2701C7C20B9A94D33A5134F019F24E
37 4D41F5BC3587DDFE1B6746ACB0A660FC31DD3E786A15BC84BEA680BA3EDC77 | 37 4D41F5BC3587DDFE1B6746ACB0A660FC31DD3E786A15BC84BEA680BA3EDC77
38 0F8AEC7BC084FDC02C8487B4CE6269BC2B83425FC4E2F26FB38DF55F2809C5 | 38 0F8AEC7BC084FDC02C8487B4CE6269BC2B83425FC4E2F26FB38DF55F2809C5
39 1F38EBF641E4B1FD45A1B125A90E7E3F0F0BF23927A5BF2B144A536B08427D76 | 39 1F38EBF641E4B1FD45A1B125A90E7E3F0F0BF23927A5BF2B144A536B08427D76
40 BE7FE76E6605BA7C645CAD95664DF5A1416298EBCD1E3FCDB2CDF4F071EAB837 | 40 BE7FE76E6605BA7C645CAD95664DF5A1416298EBCD1E3FCDB2CDF4F071EAB837
41 B895ADAD95507E5F5786D8837FA5EF4D67E1FBF4D947E6FC7491B77CD0437AB9 | 41 B895ADAD95507E5F5786D8837FA5EF4D67E1FBF4D947E6FC7491B77CD0437AB9
42 B893112D9359D63D12C157F92D09EFD768F046B7A8112B86CDD1C522D341BEFF | 42 B893112D9359D63D12C157F92D09EFD768F046B7A8112B86CDD1C522D341BEFF
43 D008F5B9DB2DCB410015B5A78505EAC0A05F3FF0F388B2178CF3FB10B580 | 43 D008F5B9DB2DCB410015B5A78505EAC0A05F3FF0F388B2178CF3FB10B580
44 30E237CF478EAD270686283A41333FB9114E97D8A30F4E8E599007AA61410F1 | 44 30E237CF478EAD270686283A41333FB9114E97D8A30F4E8E599007AA61410F1
45 9D6BCBDC93FFFC4C603438805F1C6FD2FF639AA3B805DE982EBE55F06B2A0C4 | 45 9D6BCBDC93FFFC4C603438805F1C6FD2FF639AA3B805DE982EBE55F06B2A0C4
46 3005ED967406B9B338C168225DB8901A05C75EA4F52BE7A3AE09EA2FAEF60C4 | 46 3005ED967406B9B338C168225DB8901A05C75EA4F52BE7A3AE09EA2FAEF60C4
47 9588F730C8812E9CDF12D4BF0A83ED98533A710C06FF5EF928020C5A75F8DD8 | 47 9588F730C8812E9CDF12D4BF0A83ED98533A710C06FF5EF928020C5A75F8DD8
48 325DFB8E615ED6BE6286CC8C653E89985B7B45143D0F9686B23844400AE3C8 | 48 325DFB8E615ED6BE6286CC8C653E89985B7B45143D0F9686B23844400AE3C8
49 7068FAFE0696EBE111E580F2006D1FF2A830D94E80CA68FB2AE4EFD8D31D3D1 | 49 7068FAFE0696EBE111E580F2006D1FF2A830D94E80CA68FB2AE4EFD8D31D3D1
50 71603CF0696038F31ED03EF0045038FA03003E8F0C0A03CF2AE4038FD8310BF | 50 71603CF0696038F31ED03EF0045038FA03003E8F0C0A03CF2AE4038FD8310BF
  
```

The laser was focused on the SRAM2 and active during the memory dump. We can notice that the SRAM PUF is modified when we had activated the laser. The fault injection induces an alteration of read data.

If we succeed in finding some more relevant position with a repetitive fault injection effect (stuck at one or stuck at zero model) we can verify the effect of the error on the power on state of the memory and so retrieve the initial value used for PUF generation. As we can notice the laser modifies too many memory cells at the same time, we cannot modify the cell independently; therefore it becomes difficult to retrieve the initial value for PUF generation.

### 5.5.3 Ring Oscillator PUF

Fault injection techniques can be used in order to modify/characterize ring oscillator frequencies and as a result change the normal behaviour of RO based PUFs. We investigated the effect of light perturbation/injection techniques on the oscillators to see how these techniques could be used in order to predict/modify the PUF's answers.

For a delay-based PUF, the idea was to affect the circuit by slowing down some gate. This kind of perturbation allows the characteristics of 2 oscillators (or 2 paths) to be compared and to retrieve which path is used and/or which path is faster. A series of laser tests was performed on the Ring Oscillator PUF and on each measurement the following parameters were modified: laser power, pulse width, repetition frequency. The results are inconclusive as shown in the example of the Figure 73, the laser injection has no effect on the behaviour of the ring oscillator.

Figure 73 : Fault injection on RO

RO_PUF_meas_REF0.log	RO_PUF_meas_LASER01.log
3 -- DUMP FULL RO PUF	3 -- DUMP FULL RO PUF
4 00, 000, 000000FF, 000000CF	4 00, 000, 000000FF, 000000CF
5 01, 000, 000000FF, 000000D1	5 01, 000, 000000FF, 000000D1
6 02, 000, 000000FF, 000000D0	6 02, 000, 000000FF, 000000D1
7 03, 000, 000000FF, 000000D0	7 03, 000, 000000FF, 000000D0
8 04, 000, 000000FF, 000000D1	8 04, 000, 000000FF, 000000D1
9 05, 000, 000000FF, 000000D1	9 05, 000, 000000FF, 000000D1
10 06, 000, 000000FF, 000000CE	10 06, 000, 000000FF, 000000CF
11 07, 000, 000000FF, 000000D1	11 07, 000, 000000FF, 000000D2
12 08, 000, 000000FF, 000000D0	12 08, 000, 000000FF, 000000D1
13 09, 000, 000000FF, 000000CF	13 09, 000, 000000FF, 000000CF
14 10, 000, 000000FF, 000000D3	14 10, 000, 000000FF, 000000D2
15 11, 000, 000000FF, 000000D0	15 11, 000, 000000FF, 000000D0
16 12, 000, 000000FF, 000000D3	16 12, 000, 000000FF, 000000D2
17 13, 000, 000000FF, 000000D0	17 13, 000, 000000FF, 000000D0
18 14, 000, 000000FF, 000000D2	18 14, 000, 000000FF, 000000D2
19 15, 000, 000000FF, 000000D1	19 15, 000, 000000FF, 000000D0
20 00, 001, 000000FF, 000000CE	20 00, 001, 000000FF, 000000CF

Finally, we cannot modify ring oscillator frequencies and change the normal behaviour of RO-based PUFs with laser fault injection techniques.

## 5.6 High temperature testing

A few additional tests have been performed on 5 samples at 25°C and 125 °C. In addition one sample has been tested at 150°C, 175°C, 200°C and 225 °C. Tests at 225 °C have been only partially done since the socket was not designed to support such high temperatures and we lost the contact with the sample before we completed the test.

The use of this low number of samples does not really permit a full statistical analysis, nevertheless they are sufficient to make some observations.

**Table 23: Comparison of RO PUF at 25°C and 125°C**


PUF answer at 25°C	PUF answer at 125 °C
-- DUMP FULL RO PUF SN 65	-- DUMP FULL RO PUF SN 65
00, 000, 000000FF, 000000D2	00, 000, 000000FF, 000000D2
01, 000, 000000FF, 000000D2	01, 000, 000000FF, 000000D2
02, 000, 000000FF, 000000D5	02, 000, 000000FF, 000000D6
03, 000, 000000FF, 000000D3	03, 000, 000000FF, 000000D3
04, 000, 000000FF, 000000D2	04, 000, 000000FF, 000000D2
05, 000, 000000FF, 000000D0	05, 000, 000000FF, 000000D1
06, 000, 000000FF, 000000D1	06, 000, 000000FF, 000000D2
07, 000, 000000FF, 000000D3	07, 000, 000000FF, 000000D3
08, 000, 000000FF, 000000D3	08, 000, 000000FF, 000000D4
09, 000, 000000FF, 000000D1	09, 000, 000000FF, 000000D2
10, 000, 000000FF, 000000D3	10, 000, 000000FF, 000000D2
11, 000, 000000FF, 000000D2	11, 000, 000000FF, 000000D2
12, 000, 000000FF, 000000D1	12, 000, 000000FF, 000000D2
13, 000, 000000FF, 000000D2	13, 000, 000000FF, 000000D2
14, 000, 000000FF, 000000D1	14, 000, 000000FF, 000000D1
15, 000, 000000FF, 000000D0	15, 000, 000000FF, 000000D0
...	...
00, 255, 000000FF, 000000D3	00, 255, 000000FF, 000000D2
01, 255, 000000FF, 000000D0	01, 255, 000000FF, 000000D1
02, 255, 000000FF, 000000D3	02, 255, 000000FF, 000000D4
03, 255, 000000FF, 000000CF	03, 255, 000000FF, 000000CF
04, 255, 000000FF, 000000D3	04, 255, 000000FF, 000000D4
05, 255, 000000FF, 000000D1	05, 255, 000000FF, 000000D1
06, 255, 000000FF, 000000D1	06, 255, 000000FF, 000000D0
07, 255, 000000FF, 000000D2	07, 255, 000000FF, 000000D2
08, 255, 000000FF, 000000D0	08, 255, 000000FF, 000000D0
09, 255, 000000FF, 000000D1	09, 255, 000000FF, 000000D2
10, 255, 000000FF, 000000D0	10, 255, 000000FF, 000000D0
11, 255, 000000FF, 000000D5	11, 255, 000000FF, 000000D4
12, 255, 000000FF, 000000D2	12, 255, 000000FF, 000000D2
13, 255, 000000FF, 000000D1	13, 255, 000000FF, 000000D1
14, 255, 000000FF, 000000D2	14, 255, 000000FF, 000000D2
15, 255, 000000FF, 000000D2	15, 255, 000000FF, 000000D1
-- DUMP FULL RO PUF SN 66	-- DUMP FULL RO PUF SN66
00, 000, 000000FF, 000000D3	00, 000, 000000FF, 000000D3
01, 000, 000000FF, 000000D0	01, 000, 000000FF, 000000D2
02, 000, 000000FF, 000000D0	02, 000, 000000FF, 000000D0
03, 000, 000000FF, 000000D2	03, 000, 000000FF, 000000D3
04, 000, 000000FF, 000000D4	04, 000, 000000FF, 000000D4
05, 000, 000000FF, 000000D2	05, 000, 000000FF, 000000D2
06, 000, 000000FF, 000000D2	06, 000, 000000FF, 000000D1
07, 000, 000000FF, 000000D1	07, 000, 000000FF, 000000D2
08, 000, 000000FF, 000000CD	08, 000, 000000FF, 000000CE
09, 000, 000000FF, 000000D4	09, 000, 000000FF, 000000D3
10, 000, 000000FF, 000000CF	10, 000, 000000FF, 000000CF
11, 000, 000000FF, 000000D0	11, 000, 000000FF, 000000D0
12, 000, 000000FF, 000000D3	12, 000, 000000FF, 000000D2
13, 000, 000000FF, 000000D0	13, 000, 000000FF, 000000CF
14, 000, 000000FF, 000000D0	14, 000, 000000FF, 000000D0
15, 000, 000000FF, 000000CE	15, 000, 000000FF, 000000CE
00, 255, 000000FF, 000000CF	00, 255, 000000FF, 000000CF
01, 255, 000000FF, 000000D1	01, 255, 000000FF, 000000D2
02, 255, 000000FF, 000000D1	02, 255, 000000FF, 000000D1
03, 255, 000000FF, 000000D1	03, 255, 000000FF, 000000D1
04, 255, 000000FF, 000000D2	04, 255, 000000FF, 000000D3
05, 255, 000000FF, 000000D3	05, 255, 000000FF, 000000D3
06, 255, 000000FF, 000000CD	06, 255, 000000FF, 000000CE
07, 255, 000000FF, 000000D2	07, 255, 000000FF, 000000D1
08, 255, 000000FF, 000000CF	08, 255, 000000FF, 000000CF
09, 255, 000000FF, 000000D3	09, 255, 000000FF, 000000D3
10, 255, 000000FF, 000000D1	10, 255, 000000FF, 000000D1
11, 255, 000000FF, 000000D1	11, 255, 000000FF, 000000D1
12, 255, 000000FF, 000000CF	12, 255, 000000FF, 000000CF
13, 255, 000000FF, 000000D1	13, 255, 000000FF, 000000D1

14, 255, 000000FF, 000000CE  
 15, 255, 000000FF, 000000D1  
 ...

14, 255, 000000FF, 000000CE  
 15, 255, 000000FF, 000000D2

For the Ring Oscillators PUF the observed variations are very small. Only a few bits are impacted by the temperature variations. Even at 225°C the RO-PUF answer doesn't change significantly.

Figure 74 : RO variations over temperature



For the Latch PUF, we observed that at 125°C, most of the latches are set at one at power-up. This induces huge variations between the 2 temperatures and so the latch based PUFs are not suitable for high temperature operations

**Table 24: Comparison of Latch PUF at 25°C and 125°C**

PUF answer at 25°C	PUF answer at 125 °C
<pre>-- DUMP LATCH PUF 1 SN 65 BBEFCA6FDDDD7AEF7F3EB4B9FBDA45FB25CD752FEBBEC D3BFB9B7CDD3EFDFFBFEF 2F2B7B4E5B3FF6EF0FE76BEEBF9B19BD5F36BB2D57EAE 2A0EDF29FFF09D6C83D AFD23ECB525DF76EFF92F35E6FA6F7FBFFBB7E93C673D F5EAFDDEEA5DAFBFDDF EEBBFA7DE7DFFB647BABEBB7FBFE7FE7E17FFF7FB7DBB F67C7B5FEA6F7ECD1F3 EE5CA0FF68FC7B3ED7FB65DDEF72BB2FBBBD77A89D45A AFC9FC925A47EF8FCB5D  ...  -- DUMP LATCH PUF 2 SN 65 FCF0EFA5F92F592EDEBEBB9BE67FCDCADDF37BE5BFFD 9F7D2F5FE93DA90DFDFB 523FBE7E8FFEFFB8FCE6EE6CCFD4DFCF19E6F56EF0EB5 E8FB1E8A2AFB46D0243 F7F1FEFBB9D39EE74DBAD725F9DB3D2DB77CB07C1EF9 FD3E4A192CFBEC0724DD FFABBF2DB29FDEC1F6F5F66018B76FDFD6DEEB58FD55 6A7793652BFEEF7EDFDB F7BFBDC0F9523F4637E4B6C98ADFBD8FC9E1CF3E3CF2 BB83FF39883F3DE3DBE6 E6E3CA6AEBEAEFAD972CAA5E77CC05DAE9B3EFFFD740 BAF4FDFADDDDD1727ED2  -- DUMP LATCH PUF 1 SN 66 FBB6E2EEF6CECDBEE7F0ED9FFB77B7DDF9D1BBFDDFF 7F37FD3F7F7FFF53F6EF D79F9BFFFC373DE6EA1D75FE7FC7957FFB3DBFFB9FCF CD5FDC6F3AFDBF57EF1 FEE5E3F94BFFFD7FFE7BEDFFFBF9D9EEFE7EECBCABFB BDFF7B73AC6DD0AA7EF FFF7BBEBAAFFBE7FFF9DA3FDF97FDEFFACDEFEDAB 5F99B9EBB32B7FC7FD3 CF6F5DD2ABFF53B56FEF51FFE5A6F9BDADFBD7E3E52 1CF6A376B8E493FF0EB7  -- DUMP LATCH PUF 2 9FBBAFF7BEF3FDFFEEFFDDBFBDBE7DB7C6B59BF4FBB FF6E4D77A82EDFFF1BDF F2E1F3BEFFDD7F5F3FBF23EDA7CF0D5EFFB7FF3DBFBFB F79EFC33FBCDBF336DB 2D3FDEFDF7AF9ABF7FE4AD9FDB5FE4EFDBA59CDD70DE 7F6BFEDF72E7B5EBD0FF AD79F77BFEFDFC36FDEFFBDB53FFFEF2CB3F8BEF779DF FDEFFDCE4DDDED7FE7DF 2BE93F377CFFAADD7C8D9ED2DF7DFACDF79FBF8FEE3 BC93A7CF7A7E7DB5FBF9...</pre>	<pre>-- DUMP LATCH PUF 1 BF7FCEEFDDDFEEBFFFBCF9FBFF57FBEDAF7D3FE 9FEF53BFCBF5DFBEEFFBFFF 3FEFF4E5FFFF7FF2FFF7FEFBFFBFD7F76FFFF57 FEEFBFDF39FFF9DD6FC7D EFFB3FF77FDCFFFFF9EFFFFFE4F7DBFFF7E3FD E7FF77EAFFFFAAFDEFFFFF FEBFF76FFDFFF76FBBBEFDFFFFEFFFEFBFFF6FBF FBB767F79FFEBED7ECDF7 FE5DFFFD1DFEFFFFC7FFE7DDFFF7FAFFFFFADBF 4DEFFEFF6FFE7FF8FDBFF  ...  -- DUMP LATCH PUF 2 SN 65 FFFFFFFFFFFFFFFFFFFFFFFFBFF6FFCDEBDDDF7FFDDBF FD9F7F2FDFE9FFBB2DFFFF 7A7FBE7FBFFEF7FFDDEED7CFFFEFFFBDF5EEF FFB5F8DBBEDABBFFEFF3D7 FFFBFFF7FBDEEDDFED765FFDFBF2FFFFEF67C DFF9FDBECBFFCFED2F6FFB FFABFFEDBF9FFFFBF7FE93AB6FFFFDE5BEF7EE D1FFEFF9FF7BFFFFFFFFDFD F7BFFDC0F952BF4E7FF4B7AFDAFFBFFF9D3DFBF 3EDABF83FFB99FFFE3DBEE EEFBFA7A9FEEBFFF7EFBAFEFF6FDFEFFBFFFD D78BEFEDFBFFDFF7A7EFE  -- DUMP LATCH PUF 1 SN 66 FBB3E2EFFEFEC5BFFFF2ADBFDF77B7DD7C95BFF EDFA7FBFFB77D7FFF17F3EF DFF7BFFDEC39BDC7EA5F77FEFFDFFD6FDFBFFD F97FFEDFFDA6F7AFCFF7FEF1 BFCDFBF96BFFFDFFDE7BFF6F7BFFFEEDF7FF5FD ABFBDF7B79BC6FD9FBFEF FFFFFFFFBFFDFFF7FFFF9BF7FFFFFFFFFAFFFD FBBFFDBB7BFBFB7FFFF6 EF765FD7BBFF77FEFFFF53FFEDEF97BFFDFF3 FF69C76A375A9A59BFF1CB3  -- DUMP LATCH PUF 2 FF7BFFFFFFFFBFFFEDE37DFFBFCBEFDFCE95D37 5F9BBFB66D57B6EADFFF1F57 D6E5E3FEFFDD7EDFBFB73ADEF71DFFEF37FF3D DFBFF7DE7C15FF4DBF35FDB EF3FFCFFF7AFBAFF7FCDAFBFD7FCCEFD85DCD D72FCFF6FF7DFFEE6F5EBD0F7 FD79F7BFEF7DC7EEF7FBBFBD3DDFEF2EB3DBBE F769DFFF7FFDEE4FFFF7E3DF 6FFFF377CFFAADD7C8D9ED2DF7DFACDF79FBF8FEE3 DFE2C95A7CB5E7B7FB5FBF9</pre>

For other PUFs we did not observe any significant modifications between the 2 temperatures, even for higher temperatures up to 200 °C

## 6 Conclusion

The ASIC low-level functional tests, including the SRAM PUF self-test, have reported three minor bugs which do not disturb the PUF assessment or the PUF data behaviour.

Aging tests which have been mainly designed to assess memory-based PUFs have provided very encouraging results by showing that aging does not affect PUF data reliability when the PUF mechanism is powered down. This means that aging effects can be drastically reduced by powering down memories when not using them for PUF purposes.

Robustness tests which measure the ability of PUFs to return similar responses when queried with the same challenge multiple times have been done following voltage and temperature variations. The bit error rate for SRAM, Buskeeper, ring oscillator and arbiter PUFs in temperature variation stays below 20% which means that the errors are correctable at reasonable cost while this bit error rate for flip-flop and latch PUFs is higher than the other types. In voltage variation, the assessment showed that all PUFs responses of all chips remain robust.

PUF unpredictability was estimated by performing several statistical tests such as hamming weight measurement in different operating conditions, entropy/min-entropy approximation and hamming distance over chip measurements.

Hamming weight measurements show that responses from SRAM and ring oscillator PUF are uniformly random and independent of the different operating conditions. Responses from flip-flop and latch PUFs are biased and depend on temperature but not voltage variations. Moreover, the context-tree-weighting (CWT) tests confirm the previous results.

Entropy estimation results are in line with hamming weight conclusions. The entropy and min-entropy distributions of SRAM and ring-oscillator PUF responses does not depend on operating conditions while flip-flop and latch PUF responses min-entropy remains stable in voltage variation but not in temperature variation.

The Hamming distance test which gives information about the independence of each PUF chip response to a same challenge showed that SRAM and ring oscillator PUF data have the ideal hamming distance. On the other hand, this test shows that there may be dependencies between responses coming from different arbiter PUF instances to a same challenge. This can make modelling attack possible.

The hamming distance test also shows that flip-flop and latch PUF responses are dependent of operating conditions. This can also permit modelling attack. Buskeeper PUF entropy assessment which has been done independently concludes that the hamming distance value, computed from the PUF data of 192 UNIQUE chips, is near to ideal. Results confirmed by a CWT test.

Finally, the robustness and unpredictability tests conclude that SRAM following by Buskeeper PUF are the most reliable type of PUF, while the other type of PUF give responses which are not enough robust neither unpredictable or both.

Regarding penetration testing we demonstrate that the tamper evidence claims for PUFs are weak since we were able to deeply modify the samples without any significant change of PUF answer. Nevertheless, we did not succeed in mounting a full probing attack but we were much more limited by the process (65nm 10 metal layers) than by the PUF themselves.

For side channel analysis, the main limitations we were confronted with came from intrinsic characteristics of the process and some setup limitations. The low power consumption of the process implied very low leakage level. Neither power consumption, electromagnetic emission nor light emissions allowed the retrieval of sensitive information from the PUFs.

## 7 References

- [1] Dodis, Y., Reyzin, L., Smith, A.: Fuzzy extractors: How to generate strong keys from biometrics and other noisy data. In: *Advances in Cryptology (EUROCRYPT)*. LNCS, vol. 3027, pp. 523–540. Springer Berlin/Heidelberg (2004)
- [2] Maes, R., Verbauwhede, I.: Physically unclonable functions: A study on the state of the art and future research directions. In: *Towards Hardware-Intrinsic Security*. pp. 3–37. *Information Security and Cryptography*, Springer Berlin Heidelberg (2010)
- [3] Armknecht, F., Maes, R., Sadeghi, A.R., Standaert, F.X., Wachsmann, C.: A formal foundation for the security features of physical functions. In: *IEEE Symposium on Security and Privacy (SSP)*. pp.397–412. IEEE Computer Society (May 2011)
- [4] Marsaglia, G.: The marsaglia random number CDROM including the diehard battery of tests of randomness. <http://www.stat.fsu.edu/pub/diehard/>
- [5] Rukhin, A., Soto, J., Nechvatal, J., Smid, M., Barker, E., Leigh, S., Levenson, M., Vangel, M., Banks, D., Heckert, A., Dray, J., Vo, S.: A statistical test suite for random and pseudorandom number generators for cryptographic applications. Special Publication 800-22 Revision 1a, NIST(April2010)
- [6] Willems, F.M.J., Shtarkov, Y.M., Tjalkens, T.J.: The context-tree weighting method: basic properties. *IEEE Transactions on Information Theory* 41(3), 653–664 (May1995)
- [7] Ignatenko, T., Schrijen, G.J., Škorić, B., Tuyls, P., Willems, F.: Estimating the Secrecy-Rate of physical unclonable functions with the Context-Tree weighting method. In: *IEEE International Symposium on Information Theory (ISIT)*. pp. 499–503. IEEE (Jul 2006)
- [8] Tuyls, P., Škorić, B., Ignatenko, T., Willems, F., Schrijen, G.J.: Entropy estimation for optical PUFs based on Context-Tree weighting methods security with noisy data. In: *Security with Noisy Data*. pp. 217–233. Springer London (2007)
- [9] Hammouri, G., Dana, A., Sunar, B.: CDs have fingerprints too. In: *Cryptographic Hardware and Embedded Systems (CHES)*. LNCS, vol. 5747, pp. 348–362. Springer Berlin/Heidelberg (2009)
- [10] van der Leest, V., Schrijen, G.J., Handschuh, H., Tuyls, P.: Hardware intrinsic security from D flip-flops. In: *ACM Workshop on Scalable Trusted Computing (ACM STC)*. pp. 53–62. ACM, New York, NY, USA (2010)
- [11] Rührmair, U., Sehnke, F., Sölter, J., Dror, G., Devadas, S., Schmidhuber, J.: Modeling attacks on physical unclonable functions. In: *ACM Conference on Computer and Communications Security (ACM CCS)*. pp. 237–249. ACM, New York, NY, USA (2010)
- [12] Willems, F.: CTW website. <http://www.ele.tue.nl/ctw/>
- [13] Holcomb, D.E., Burleson, W.P., Fu, K.: Power-Up SRAM state as an identifying fingerprint and source of true random numbers. *IEEE Transactions on Computers* 58(9), 1198–1210 (2009)
- [14] Altera. Reliability report 52 q3 2011. <http://www.altera.com/literature/rr/rr.pdf>.

## 8 Glossary

### A

AES	Advanced Encryption Standard
ALU	Arithmetic Logic Unit
ASIC	Application-Specific Integrated Circuit
ASAP	Automated Selected Area Polisher (Package opening equipment)

### B

BIST	Built-In-Self-Test
------	--------------------

### C

CMOS	Complementary Metal Oxide Semiconductor
CPUF	Controlled Physical Unclonable Function
CRP	Challenge Response Pair

### D

DES	Data Encryption Standard
DH	Diffie-Hellman
DPM	Direct Part Marking
DRAM	Dynamic Random Access Memory
DRM	Digital Right Management
DSA	Digital Signature Algorithm

### E

ECB	Electronic Code Book Mode
ECDSA	Elliptic Curve DSA
ECRYPT	European Network of Excellence in Cryptology
EDA	Electronic Design Automation
EEPROM	Electrically Erasable Programmable ROM
EMA	Electromagnetic Analysis
EMMI	Emission Microscopy

### F

FIB	Focused Ion Beam
FPGA	Field Programmable Gate Array

### I

IC	Integrated Circuit
ICT	Information and Communications Technology
IKE	Internet Key Exchange
ILD	Inter Layer Dielectric
InGaAs	Indium Gallium Arsenic

IP	Intellectual Property
IPSec	Internet Protocol Security
IR	Infra Red wavelength
JIL	Joint Interpretation Library
<b>K</b>	
KEM	Key Encapsulation Mechanism
KDF	Key Derivation Function
<b>L</b>	
LVP	Laser Voltage Probing
<b>M</b>	
MD5	Message Digest Algorithm 5
<b>N</b>	
NESSIE	New European Schemes for Signatures, Integrity and Encryption
NIST	National Institute of Standard and Technology
NVRAM	Non-Volatile Random-Access Memory
<b>O</b>	
OAEP	Optimal Asymmetric Encryption Padding
OEM	Original Equipment Manufacturer
OFB	Output Feedback Mode
OTP	One-Time Programmable
<b>P</b>	
PCB	Printed Circuit Board
PLD	Programmable Logic Device
PLL	Phase-Locked Loop
PRF	Pseudo-Random Function
PSS	Probabilistic Signature Scheme
PUF	Physically Unclonable Function
<b>R</b>	
RAM	Random Access Memory
RFID	Radio-Frequency Identification
ROM	Read-Only Memory
<b>S</b>	
SEM	Scanning Electron Microscope

SIL	Solid Immersion Lens
SIA	Semiconductor Industry Association
SRAM	Static Random Access Memory
STM	Scanning Tunnelling Microscopy
SCA	Side Channel Analysis
SPA	Simple Power Analysis
<b>T</b>	
TRE	Time Resolved Emission
TSMC	Taiwan Semiconductor Manufacturing Company